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Abstract
Data-driven streaming applications are quite common in modern multimedia and
wireless applications, like for example video and audio processing. The main com-
ponents of these applications are Digital Signal Processing (DSP) algorithms.
These algorithms are not extremely complex in terms of their structure and the op-
erations that make up the algorithms are fairly simple (usually binarymathematical
operations like addition and multiplication). What makes it challenging to imple-
ment and execute these algorithms efficiently is their large degree of fine-grained
parallelism and the required throughput.
DSP algorithms can usually be described as dataflow graphs with nodes correspond-
ing to operations and edges between the nodes expressing data dependencies. On
the edges, data travels in the form of tokens. A node fires as soon as all required
input data has arrived at its input edge(s). One firing consists of consuming the
input data (i.e. input tokens), executing the desired operation, and producing the
output data (i.e. output tokens). Usually, input data to the dataflow graph is pro-
vided as a stream of tokens. As a consequence, a well-behaved dataflow graph keeps
executing as long as input data arrives.
To execute DSP algorithms efficiently while maintaining flexibility, coarse-grained
reconfigurable arrays (CGRAs) can be used. CGRAs are composed of a set of small,
reconfigurable cores, interconnected in e.g. a two dimensional array. Each core by
itself is not very powerful, yet the complete array of cores forms an efficient archi-
tecture with a high throughput due to its ability to efficiently execute operations in
parallel.
To program CGRAs, usually an architecture-specific subset of C is defined which is
then used to specify and implement algorithms on the respective CGRA. However,
the C programming paradigmwas not developed to specify algorithms that contain
a large degree of fine-grained parallelism. Instead, it was designed to implement
sequential algorithms on single-core architectures.
In this thesis, we present a CGRA targeted at data-driven streaming DSP applica-
tions that contain a large degree of fine-grained parallelism, such as matrix ma-
nipulations or filter algorithms. Along with the architecture, also a programming
language is presented that can directly describeDSP applications as dataflow graphs
which are then automatically mapped and executed on the architecture.
v
vi In contrast to previously published work on CGRAs, the guiding principle andinspiration for the presented CGRA and its corresponding programming paradigm
is the dataflow principle. Three main aspects can be named here:
1. A DSP algorithm is represented as a dataflow graph with nodes correspond-
ing to operations and edges between the nodes corresponding to data de-
pendencies.
2. The configuration and execution principles of the cores in the architecture
are based on dataflow principles, i.e. a core starts its execution based on the
availability of data (i.e. availability of input tokens).
3. Dataflow graphs can be explicitly expressed in the programming language.
The presented architecture is a CGRA with small, reconfigurable cores which com-
municate via point-to-point links. Each core is independent from its neighbours, i.e.
there is no central entity controlling the complete array, instead, control is local to
each core. The execution mechanism of the cores in the architecture is data-driven,
i.e. it adopts the firing rule known from dataflow. A core starts its execution based
on the availability of input data. Hence, no fixed schedules and no program coun-
ters are required, which makes the presented CGRA fundamentally different from
previously presented CGRAs that rely on an imperative programming paradigm.
The architecture has been implemented using CλaSH, a hardware description lan-
guage and compiler that can generate synthesisable VHDL code from a Haskell
specification. Describing hardware with CλaSH enables a designer to describe
hardware in terms of its structure.
The programming language for the presented architecture can describe a DSP al-
gorithm as a dataflow graph. The grammar of the language resembles a dataflow
structure, i.e. it contains constructs for dataflow nodes which are used to construct
dataflow graphs. The language is implemented as an embedded language in Haskell.
Therefore, Haskell’s powerful features like recursion and higher order functions can
be used. This is very beneficial for describing an algorithm in terms of its structure
and data dependency, in particular for representing the fine-grained parallelism
as present in the targeted application domain. By using the same design language
for both the architecture and the programming language, no switching between
environments is required and the same type definitions can be used.
The result of this work is a completely integrated framework targeted at streaming
DSP algorithms, consisting of a CGRA, a programming language and a compiler.
The complete system is based on dataflow principles, in particular the firing rule,
i.e. execution is triggered by the availability of input data, not determined by a fixed
schedule. We evaluate the framework by implementing a number of commonly
used DSP algorithms, e.g. a FIR filter, a dot product and an FFT kernel, on the
architecture using the presented programming language. We conclude that by
using an architecture that is based on dataflow principles and a corresponding
programming paradigm that can directly express dataflow graphs, DSP algorithms
can be implemented in a very intuitive and straightforward manner.
Samenvatting
Data gedreven stromende applicaties zijn te vinden in moderne multimedia en
draadloze toepassingen, zoals bijvoorbeeld bij video en audio verwerking. De
grootste componenten binnen dergelijke applicaties zijn algoritmes voor digitale
signaalverwerking (DSP, Eng: Digital Signal Processing).
Dit soort algoritmes is niet complex qua structuur en operaties binnen deze al-
goritmes zijn vrij simpel (meestal zijn dit binaire operatoren zoals optelling en
vermenigvuldiging). De uitdaging bij het implementeren en efficiënt uitvoeren van
dit soort algoritmes is het benutten van de hoge mate van fijnmazig parallellisme
en het behalen van de vereiste doorvoersnelheid.
DSP-algoritmes kunnen meestal worden beschreven als dataflow-grafen waarbij
nodes operaties voor stellen en de edges tussen de nodes de gegevensafhankelijkhe-
den tussen operaties. Data worden doorgegeven via een edge in de vorm van tokens.
Een node vuurt zodra alle vereiste invoer beschikbaar is op de inkomende edges.
Een vuring bestaat uit het consumeren van de invoer (de inkomende tokens), het
uitvoeren van de bijbehorende operatie en ten slotte het produceren van uitvoer
(uitgaande tokens). De invoer voor een dataflow graaf bestaat uit een stroom van
tokens. Als gevolg zal een correcte dataflow-graaf uitgevoerd worden zolang er
invoer beschikbaar is.
Om DSP-algoritmes efficiënt te kunnen uitvoeren met behoud van flexibiliteit kun-
nen grofmazige herconfigureerbare arrays (CGRA, Eng: Coarse-Grained Reconfi-
gurable Arrays) gebruikt worden. CGRA’s bestaan uit kleine, herconfigureerbare
rekenkernen welke aan elkaar verbonden zijn in bijvoorbeeld een tweedimensio-
nale reeks. Alhoewel elke kern op zichzelf niet bijster krachtig is, vormt de complete
reeks een efficiënte architectuur met een hoge doorvoersnelheid door operaties pa-
rallel uit te voeren.
Om CGRA’s te programmeren wordt meestal een architectuur-specifieke deelver-
zameling van C gedefinieerd welke gebruikt kan worden om algoritmes voor de
betreffende CGRA te implementeren. Echter, het programmeerparadigma van C
is niet ontworpen voor het specificeren van algoritmes met een hoge mate van fijn-
mazig parallellisme maar voor sequentiële algoritmes voor architecturen met een
enkele rekenkern.
vii
viii In dit proefschrift presenteren we een CGRA voor data gedreven stromende DSP-applicaties met een hoge mate van fijnmazig parallellisme, zoals bij matrix bewer-
kingen of filter algoritmes. Behorende bij de architectuur presenteren we een pro-
grammeertaal voor het beschrijven van DSP-applicaties als dataflow-grafen welke
automatisch afgebeeld en uitgevoerd kunnen worden.
In tegenstelling tot eerder gepubliceerde werken over CGRA’s is het principe voor
de gepresenteerde CGRA en bijbehorende programmeerparadigma gebaseerd op
het dataflow principe. Drie hoofdaspecten zijn:
1. Een DSP-algoritme is beschreven als een dataflow-graaf waarbij nodes over-
eenkomenmet operaties en de edges tussennodes overeenkomenmet gegevens-
afhankelijkheden.
2. De principes bij configuratie en uitvoering op de rekenkernen in de archi-
tectuur zijn gebaseerd op dataflow-principes; een rekenkern begint met
uitvoeren zodra alle benodigde invoer-tokens beschikbaar zijn.
3. Dataflow-grafen kunnen expliciet worden uitgedrukt in de programmeer-
taal.
De gepresenteerde architectuur is een CGRAmet kleine, herconfigureerbare reken-
kernen welke via punt-naar-punt verbindingen communiceren. Elke rekenkern is
onafhankelijk van zijn buren; er is geen centrale besturing voor de hele reeks omdat
elke rekenkern zelfstandig kan handelen. Het uitvoeringsmechanisme van de re-
kenkernen is data-gestuurd omdat de vuringsregels van dataflow worden gevolgd.
Een rekenkern begint met zijn uitvoering zodra alle benodigde invoer beschikbaar
is. Hierdoor is er geen vast schema voor de uitvoering van alle taken en zijn geen
programma-stappentellers nodig waardoor de gepresenteerde CGRA fundamen-
teel anders is dan voorheen gepresenteerde CGRA’s welke gebruik maken van een
imperatief programmeerparadigma.
De architectuur is geïmplementeerdmet CλaSH, een hardware beschrijvingstaal en
vertaler die synthetiseerbare VHDL-broncode kan genereren van een Haskell spe-
cificatie. Het beschrijven van hardware met behulp van CλaSH geeft een ontwerper
de mogelijkheid om hardware uit te drukken qua structuur.
De programmeertaal voor de gepresenteerde architectuur kan een DSP-algoritme
beschrijven als een dataflow-graaf. De grammatica van de programmeertaal lijkt
op een dataflow-structuur; het bevat constructies voor het beschrijven van dataflow
nodes welke in de constructie van een graaf gebruikt worden. De programmeertaal
is geïmplementeerd als een geëmbedde taal in Haskell. Hierdoor kunnen krachtige
mogelijkheden uit Haskell zoals recursie en hogere-ordefuncties gebruikt worden.
Dit is zeer gunstig voor het beschrijven van een algoritme qua structuur en gegevens
afhankelijkheid, met name voor fijnkorrelig parallellisme zoals aanwezig in het
beoogde toepassingsgebied. Door het gebruik van dezelfde ontwerptaal voor zowel
de architectuur en de programmeertaal is geen omschakeling tussen omgevingen
vereist en kunnen dezelfde type definities gebruikt worden.
ixHet resultaat van dit werk is een compleet geïntegreerd raamwerk voor stromendeDSP-algoritmes bestaande uit een CGRA, programmeertaal en een compiler. Het
hele systeem is gebaseerd op dataflow principes, met name de vuringsregel waarbij
uitvoering wordt gestart bij de beschikbaarheid van invoergegevens en niet volgens
een vast schema. We evalueren het raamwerk door middel van de implementatie
van een aantal gangbare DSP-algoritmes zoals een FIR-filter, een dot product en een
FFT-kernel op de gepresenteerde architectuur enmet behulp van de gepresenteerde
programmeertaal. We concluderen dat het gebruik van een architectuur, gebaseerd
op dataflow-principes en bijbehorend programmeerparadigma voor het uitdruk-
ken van dataflow-grafen, zorgt voor een intuïtieve en ongecompliceerde aanpak
voor het implementeren van DSP-algoritmes.
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Chapter 1
Introduction
Data-driven streaming applications cover a broad range of applications and are
nowadays ubiquitous. Common examples are video and audio streaming, which
are being used by many people on a daily basis. In this thesis, we will develop a
system (namely a programmable hardware architecture) for the efficient execution
of data-driven streaming applications. We hereby consider three aspects of effi-
ciency, namely programmability, flexibility and energy efficiency and select the type
of architecture with the best balance of all three criteria.
In the term programmability we include all the required steps to map a desired
algorithm onto a certain type of architecture. This includes the type of language
that the architecture supports, the variety of supported languages, but also the
availability of development tools and libraries.
By flexibility we mean how easy the architecture can be adapted to a different pur-
pose or application. It might be only a matter of writing new software, but it might
also involve a complete and cumbersome redesign requiring many verification
steps.
Energy efficiency relates to the energy consumption to perform a certain task.
Since there is no such thing as one ideal architecture which is most suited for data-
driven streaming applications, we will compare a number of architecture types.
Each type of architecture has certain advantages, but also certain shortcomings.
Some important types of architectures that are currently available are:
» Application-Specific Integrated Circuits (ASIC),
» Field-Programmable Gate Arrays (FPGAs),
» Coarse-Grained Reconfigurable Arrays (CGRAs), and
» General Purpose Processors (GPP)
We compare the different types of architectures in terms of their respective ad-
vantages and shortcomings for the domain of data-driven applications in the re-
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mainder of this section. Besides the mentioned architectures more types exist,
like e.g. Graphic Processing Units (GPUs) or Application-Specific Instruction-Set
Processors (ASIPs). However, it would be out of scope of this thesis to perform a
full comparison of all available types of architectures.
In Figure 1.1, an illustration of the comparison of the four different types of archi-
tectures in terms of the above mentioned three criteria of efficiency is shown. A
high value on an axis means that the respective architecture scores high for the
respective criterion, a value close to the origin of the graph indicates a low score.
Flexibility
Energy efficiencyProgrammability
ASIC
GPP
CGRA
FPGA
Figure 1.1 – Characteristics for different types of architectures
The illustration shows that GPPs are most flexible and easiest to program, but they
are not very energy efficient. This is not surprising, since GPPs are, as the name
suggests, designed for a great variety of tasks and application areas. On the other
end of the spectrum are ASICs, which are neither flexible nor programmable, but
very energy efficient since they are usually designed for a very specific purpose.
FPGAs are more flexible than ASICs, but at the cost of energy efficiency since they
can be reconfigured as they are mainly used for prototyping. CGRAs are usually
targeted at a certain application domain, often signal processing, but are still pro-
grammable. This places them in the area between reconfigurable hardware and
generic processors. Because CGRAs are at the same time flexible, energy-efficient
and programmable, we focus this thesis on CGRAs.
Programmability is an important benefit of CGRAs. In Figure 1.2, we illustrate how
the different types of architectures are programmed. The big circles indicate the
support by high level programming languages, the small dots indicate support by
low level programming languages.
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Figure 1.2 – Programmability of different types of architectures
ASICs are mainly programmed (or rather designed) using low level languages like
VHDL or Verilog. Additionally, limited support for high level synthesis from high
level languages like C is available, but not widespread used. Hence, a major part of
the design process is performed using a low level language and is therefore cum-
bersome, time consuming and error prone.
Similarly toASICs, FPGAs are mainly programmed using low level languages. How-
ever, the tool support for high level synthesis is more mature, since FPGA vendors
can optimise the generated code for the respective FPGA.
GPPs on the other hand are almost exclusively programmed using high level lan-
guages. Many programming languages, compilers, libraries, and tools have been
developed over the years. If required, it is also still possible to use low level lan-
guages like assembly to program GPPs.
The programmability of CGRAs cannot be as easily classified as for the other types
of architectures. Mainly, because the CGRA does not exist. There are many differ-
ent implementations of CGRAs, each with their own programming paradigm. In
Chapter 2, we will elaborate on that further. In Figure 1.2, this is illustrated by a
random distribution of high and low level languages.
1.1 Research goal
1.1.1 Architecture
Since we target data-driven streaming applications that contain fine-grained in-
struction level parallelism, the architecture itself also should be of a fine-grained
parallel nature. We identified CGRAs to be a suitable class of architectures for our
purposes.
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CGRAs are composed of an array of small, configurable cores, often in combination
with a general purpose processor for control operations. The cores in the CGRA
usually contain an ALU and a small local memory. The control of the CGRA can
be either centralised for the complete array (meaning there is a central control unit
in the array), or local to each core (meaning there is a control unit in each core).
1.1.2 Target application domain
The presented system is targeted at data-driven streaming algorithms in the digital
signal processing (DSP) domain. The algorithms for which the system is designed
contain a large degree of fine-grained instruction-level parallelism. Those algo-
rithms are commonly found in audio or video processing, for example in the form
ofmatrixmanipulations or filtering operations. The elementary operations in those
algorithms are usually simple, e.g. additions and multiplications.
We consider DSP applications that have the structure of a dataflow graph, with
nodes representing the operations, and arcs between the nodes representing com-
munication between the nodes, i.e. the data dependencies. As DSP algorithms are
usually stream based, the incoming and outgoing data is available as a stream of
tokens.
The complete system is therefore inspired by the dataflow paradigm. That means
the architecture, but also the programming language for that architecture should be
based on dataflow principles to have a close relation between the target application
domain and the actual system.
1.1.3 Programming of the system
We consider programmability (i.e. the development of an intuitive, easy to use
programming paradigm) of CGRAs a crucial challenge. As we will present in Chap-
ter 2, previously published CGRAs are either programmed using (an architecture
specific subset of) C, or a low level assembly-like language.
Experience shows however that programming CGRAs (andmulticore architectures
in general) is known to be a tedious, difficult and error prone task. No satisfying
programming paradigm has been developed yet. A lot of research is being put
into the development of an efficient and at the same time easy and intuitive to use
programming paradigm.
Programming an architecture should be tightly connected to theway the algorithms
are composed and described. That means, the streaming and dataflowmechanisms
should be supported by the programming paradigm that is close to themathematics
of DSP applications. The programming language should enable the designer to
easily describe an algorithm in terms of its structure. Also, the language should both
support low level instructions (like addition or multiplication) as well as higher-
level instructions, i.e. to describe regular structure.
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1.1.4 Design of the complete system
Designing a complete system consisting of a hardware architecture and a program-
ming language and compiler usually involves the use of multiple design languages
and environments. Mostly, hardware is designed using a hardware description lan-
guage like VHDL or Verilog, whereas the programming language and compiler
are usually designed in a completely different language, e.g. C/C++. If in addition
also a simulation framework is required, yet another design language is used. This
makes the integration of the various layers in the system a very complex task.
In this work, we will use an approach to system design which only involves one lan-
guage. By using the same design environment for all parts of the design process, the
same type definitions can be used in the hardware architecture and in the compiler.
Also, the same design environment can be used to simulate the hardware, but also
the software. By using one design environment, the hardware and the compiler are
developed in cooperation instead of in two separated design processes.
1.2 Key requirements
Based on the previous analysis, we identified four key requirements to our system:
1. It should be highly programmable: That means, for maximum programma-
bility and flexibility it should be possible to implement andmap applications
in a straightforward approach on the architecture. Hereby, the programming
language should enable a user to express the operations and data dependen-
cies present in data-driven streaming applications.
2. It should support data-driven streaming applications: That means, the exe-
cution mechanism and programming paradigm should be data-driven and
should support operations on streams of data.
3. It should be an efficient multicore architecture for applications with a large
degree of instruction-level parallelism: An interesting type of architecture
for the target application domain are coarse-grained reconfigurable arrays
(CGRAs), hence we will develop a CGRA fulfilling our requirements in the
scope of this work.
4. It should be realised using one design environment, i.e. the specifications of
all aspects of the full system, presenting a novel approach to system design.
These aspects include the architecture and its synthesis, the programming
model, the programming language, the compiler, and a simulation frame-
work.
1.3 Structure of this thesis
In Chapter 2, the required background information for this work are presented.
First, a short explanation to dataflow graphs is given, followed by an introduction
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to dataflowbased programming languages. After that, dataflowmachines are briefly
introduced, followed by a more extensive introduction to CGRAs. Finally, we place
our work in relation to existing work by a brief summary of the novel properties of
our work compared to existing work.
In Chapter 3, a short introduction toHaskell and CλaSH is given, since we use them
as design languages in our work. For illustration, we present the general syntax and
give a number of examples.
In Chapter 4, the underlying conceptual basis for our complete work is presented.
Since our work is based on dataflow principles, we present how both the architec-
ture and the programming paradigm are inspired by dataflow.
In Chapter 5, the hardware architecture is presented. All components and their
working principle, also in relation to the underlying dataflow principle, are pre-
sented.
In Chapter 6, we present the programming language and the compiler for our ar-
chitecture. The grammar of the language and the relation to dataflow are illustrated
by a number of examples.
In Chapter 7, we present an extensive case study to illustrate the working principle
of our design flow. We also present the results of a number of further case studies.
In Chapter 8, we present the overall conclusion to our work where we relate our
contributions to the key requirements. Furthermore, we give recommendations for
future work.
1.4 Summary of our contributions
We designed and implemented a coarse-grained reconfigurable array (CGRA) con-
sisting of simple, configurable cores. Each of the cores is data-driven, i.e. it follows
the firing rule from dataflow. The cores each contain an ALU, local storage, a pro-
gram memory and a control unit. The cores are interconnected using direct links
to their respective neighbours.
Dataflow is the conceptual basis for the complete design process. The architecture
is data-driven, each core is triggered by the availability of input data. As soon as the
required number of data tokens has arrived, the operation is performed, the input
tokens are consumed, and the required number of output tokens is produced. Also
the programming paradigm is dataflow based. The programming language is used
to express algorithms as a dataflow graph, hence fine-grained parallelism can be
expressed in a straightforward way. The configuration principle of the architecture
is a combination of dataflow and finite state machines.
The complete system, i.e. the architecture, the programming language and the com-
piler, was integrated into one framework which can be used to first simulate an
algorithm in pure Haskell, then compile and map the algorithm onto the archi-
tecture, and then simulate the algorithm on the architecture. Since the complete
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design of the system was performed using Haskell, there is one complete, sound en-
vironment. We evaluated the presented system with a number of case studies. The
case studies were DSP kernels, which are commonly used in streaming applications.

Chapter 2
Background
Abstract – In this chapter, we will present the required background and
related work. We will start with an introduction to general dataflow principles,
dataflow graphs and briefly introduce synchronous dataflow models. Then, we
will give an introduction and overview on dataflow languages. After that, we
will present a brief summary on dataflow machines, and finally, we will give
an introduction to coarse-grained reconfigurable arrays (CGRAs). We will
conclude this chapter with a brief summary of the novel properties of the work
presented in this thesis compared to previous work.
2.1 Dataflow principles
In this section, the general principles of dataflow and dataflow graphs are presented.
2.1.1 Representing a program as dataflow graph
Thebasic principle of dataflow programming is to represent a program as a directed
graph (in dataflow programming referred to as dataflow graph) [12] [25] [32] [54]
[91]. This dataflow graph consists of nodes which are interconnected by arcs. The
nodes represent operations on data, the arcs model the dependencies (or channels)
between the nodes. Data is represented by tokens flowing between the nodes on
the arcs.
In general, the granularity of the dataflow graph is determined by the nodes. When
the nodes define operators, the granularity is on the operator level. When the
nodes define complex macros (i.e. a collection of instructions or operations), the
granularity of the dataflow graph is on the macro level.
9
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Nodes
A node represents a certain operation or function in the graph. When the graph
describes a mathematical algorithm, a node represents instructions such as arith-
metic or comparison operations [51]. This operation is repeated indefinitely, as
long as tokens arrive [25]. A node that produces a constant value regenerates this
constant value as often as needed [25].
Arcs
The arcs connecting the nodes in the graph are directed. They represent data depen-
dencies between the nodes [51]. An arc resembles a FIFO buffer [52] [53], which
means that data items on an arc cannot overtake each other. Arcs going towards a
node are input arcs, arcs that leave a node are the node’s output arcs.
Tokens
A token is an instantiation of a data object flowing between nodes [25]. The token
travels from producer to consumer [91] along the arcs [30]. Since the arcs resemble
FIFO buffers, tokens cannot be interleaved on the arcs and as such have determinis-
tic behaviour [25]. Besides data representation, tokens can also be used to represent
iterations in cyclic dataflow graphs by using initial tokens. Tokens can even repre-
sent complex structures, as for example tuples, files, a function or complex data
types [25].
Firing rule
The firing rule is a central principle in dataflow programming, since it triggers the
execution of a certain node. Whenever a certain node has the required data on its
input arcs, the node is said to be fireable [12] [25]. A fireable node is executed at
some undefined time after it becomes fireable. As a result of a firing, the input data
is removed from the input arcs, the operation is performed and the result is put on
the output arc(s). Then, the node waits until it is fireable again [51].
2.1.2 Properties of the dataflow graph
According to [12, 25, 51, 52, 91], a dataflow graph has the following properties:
» naturally concurrent: each sub-part (hence also a single node) of a dataflow
graph can be considered and executed independently (hence concurrently),
the concurrency is fine-grained. The advantage is that more than one op-
eration can be executed at once, hence it is inherently parallel and has the
potential for massive parallelism. Dataflow has the potential to provide
substantial speed improvement by utilising data dependencies to locate par-
allelism.
» deterministic: tokens cannot be interleaved on the arcs, and they are pro-
duced/ consumed in a fixed order.
11
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» composable: each sub-part of the dataflow graph can be considered as a
complete dataflow graph, hence simple dataflow graphs can be used to com-
pose more complex dataflow graphs.
» no global state: everything is local to a node.
» no current operation: the concept of a current time step does not exist since
firing of a dataflow node only depends on the availability of data and is not
triggered by a clock.
2.1.3 Synchronous dataflow
Synchronous dataflow (SDF) [59] is a specific subset of dataflow, which can be used
to model real-time streaming applications. For each node in an SDF graph, the
number of tokens that are consumed and produced per firing is known at design
time. Therefore, SDF can be used to analyse if an application, which is modelled as
an SDF graph, meets all its Quality of Service (QoS) requirements [92]. SDF can,
for example, be used to model the latency and rate characteristics of data streams
over a predictable interconnect like a ring network [29].
A special case of SDF is Homogeneous SDF (HSDF), where all nodes consume and
produce one token per arc and firing. Every SDF graph can be transformed into a
corresponding HSDF graph [59].
Cyclo-static SDF (CSDF) [20] is an extension to pure SDF. In CSDF graphs, the
nodes in the graph are modelled with periodic behaviour, i.e. the consumption and
production rates of the nodes per firing follow a periodic scheme. CSDF graphs can
model applications in a more compact form than pure SDF graphs. Recent work
[27, 28] has shown that any CSDF graph can be transformed into an SDF graph
with the same temporal behaviour, which is at most a linear factor larger.
Besides the mentioned dataflow models, many more variants of SDF have been
proposed, an extensive discussion is however out of the scope of this thesis. For
more information on dataflow models see [20], [92].
2.2 Dataflow based programming languages
Dataflow languages are programming languages that are based on the dataflow
principles introduced in the previous section. Dataflow programming is a not a
new field, it has been used since the 1970s. In general, there is a strong mutual
relationship between dataflow and functional languages. Also, there is a close rela-
tionship between dataflow languages and dataflow machines [91]. For a survey on
the historic development of dataflow languages, the reader is referred to [25, 51, 91].
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2.2.1 General properties of dataflow languages
According to [9] (and repeated by [91]), dataflow languages all have the following
properties:
1. freedom from side effects
2. locality of effect
3. equivalence of instruction scheduling with data dependencies
4. single-assignment semantics
5. an unusual notation for iterations because of features 1 and 4
6. a lack of history sensitivity in procedures
Since these properties are important to understand the essence of dataflow pro-
gramming, we will elaborate on each of them further in the following.
Freedom from side effects
Freedom from side effects means that it is impossible to define global side effects
[25]. Also, the operation of each node is functional, i.e. existing data is never
modified. The result of a node only depends on the value of the used input tokens,
and not on a global state. Since there is no global data [51], there can be no side
effects.
Locality of effect
In dataflow programming, there is no concept of a state of variables [91]. If required,
a state can be modelled using a self-loop. Also, once a token has been generated, it
is never modified.
Equivalence of instruction scheduling with data dependencies
Dataflow languages are applicative languages based solely on the notion of data flow
[25]. Instead of describing the execution order, the data dependencies are defined
by arcs between the nodes [25]. Also, there is no current operation [91]. In contrast
to theVonNeumannmodel, where an execution is triggered by the program counter,
operations are scheduled for execution as soon as their operands become available
[51].
Single-assignment semantics
It is not allowed to change an existing value of a variable, for example, a statement
like x = x ∗ 2 is not allowed if both occurrences of x are assumed to refer to the
same variable. Also, a statement like shown in Listing 2.1 is not allowed, since x is
modified twice in the same iteration:
13
2.
2.
2
–
A
dv
an
ta
ge
sa
nd
di
sa
dv
an
ta
ge
so
f
da
ta
fl
ow
la
ng
ua
ge
s
1for(int=0;i<N;i++)
2{
3x = 1;
4...
5x = 2;
6}
Listing 2.1 – Example for non single-assignment
An unusual notation for iterations because of features 1 and 4
Although iterations are not part of the pure dataflowmodel [91], they can be defined
by using cyclic dataflow graphs with initial tokens [25]. A cyclic dataflow graph
should be well-behaved. The initial token distribution will be restored after a few
iterations.
A lack of history sensitivity in procedures
The nodes in the dataflow graph do not have a notion of state. That means, data is
only relevant for the current firing of a node, after that, it is not stored for future
firings. As a consequence, a node does not remember data from previous firings.
2.2.2 Advantages and disadvantages of dataflow languages
In [51, Sec. 6] and [38], an analysis is given concerning the advantages and disad-
vantages of dataflow programming.
Dataflow languages have the potential to express massive parallelism because of
their inherent concurrency. Since dataflow languages describe the data dependen-
cies, i.e. the structure of a program, parallelism can easily be located, and hence
it is possible to speed up the execution of the program by exploiting this paral-
lelism. Also, concurrency analysis is not required since it is already included in the
dataflow graph description. Another advantage is that the pure dataflow model is
deterministic. Because of the previously introduced firing rule, no static schedul-
ing is required, since each operator executes when data arrives. Also, dataflow
programming is free from side effects.
On the other hand, iterations are difficult to express in the pure dataflow model, a
dataflow language which allows iterations has to provide some kind of specialised
syntax. Data structures are incompatible with the pure dataflow model, since once
a token is generated, it cannot be modified. The pure dataflow model does not
allow for non-determinism. If a dataflow language features the expression of non-
deterministic behaviour, special syntax has to be provided that does not concur
with the pure dataflow model.
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2.2.3 Concrete languages:
Over the years, a significant number of dataflow based programming languages
has been developed and published. In [91], a good historic overview up to 1994 is
given, [51] presents a survey on the history of dataflow languages up to 2004.
Early development
Dennis fromMIT, a pioneer in the development of the dataflow field, published a
paper in 1974 presenting a concrete dataflow language [30]. It was a generalisation
of pure Lisp and designed to be amodel for study of functional semantic constructs,
and a guide for research in advanced computer architectures. The language is data-
driven and contains the standard dataflow language constructors like operators and
selectors.
Lucid [14] is a language that was developed around 1976. Originally, it was de-
veloped independently from the dataflow field, but the semantics were similar to
languages required by dataflow machines [51]. The underlying execution model is
a demand-driven model. A program in Lucid is a definition of a network of proces-
sors and communication channels, a variable represents an infinite stream of data.
Originally, it was developed to be a language to write and prove the correctness of
programs. The programming part follows dataflow principles, hence the order of
statements is irrelevant. The proof part is designed to express mathematical prin-
ciples. Lucid is meant to be one system for both programming and proving the
correctness of the program.
Id [69], developed at Irvine between 1970 and 1980, is a very early example of
a dataflow language. The semantics of Id has been influenced by Lisp [80] and
Backus’ functional programming notation [17]. Originally, Id was developed to
design operating systems, but in the 1980s, the focus was shifted towards scientific
problems. An important extension to the original Id language was the development
of I-structures [69], which are parallel data structures to address the problem that
dataflow languages cannot express complex data structures.
LUSTRE [45] is a synchronous dataflow language for programming reactive sys-
tems. It can also be used to describe hardware. The program structure of LUSTRE
is based on block diagrams and networks of operators. The authors emphasise
that, since LUSTRE is a synchronous language, it can be compiled into a sequential
program.
Development in the 1980s and 1990s
According to [51], the common believe in the beginning of the 1980s was that
dataflow languages would become the dominant type of language. However, re-
search in dataflow languages even slowed down. The authors of [51] claim that
dataflow languages required the support for a level of fine-grained parallelism in
15
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the hardware that was simply not viable at that time. It was not the dataflow idea
that failed, but the hardware was not ready yet.
Nevertheless, there was some development in the field. CAJOLE [46] was pre-
sented in 1981, which was later used for structural programming tools for dataflow
languages. VAL [62], published in 1982, is a language for the dataflow comput-
ers developed at MIT by Dennis. It is a language for expressing and identifying
concurrency and translation of algorithms into dataflow graphs and designed for
programming for a highly concurrent environment. The basic principles are im-
plicit concurrency and assistance for programmers to design for a multiprocessor
environment. The language has single assignment semantics.
SISAL [37], presented in 1983, is a language derived from VAL. It was designed
as a platform for understanding and exploitation of parallelism in multiprocessor
systems. It has a functional style and no side effects. It supports data structures. Its
intermediate language, IF1, is a dataflow language that consists of acyclic graphs.
In the 1990s, the focus in dataflow languages shifted more towards experiments
with different granularity [81]. Also, visual dataflow languages were developed. A
well-known example is Labview [5], which has a dataflow language as its core.
Apart from the above mentioned languages, others were published. However, we
will not discuss them in detail since it would be out of scope of this thesis to give a
complete overview.
Development in the 2000s
In the 2000s, dataflow languages became more popular again.
StreamIt [42, 86], published in 2002, is a high-level, architecture independent
dataflow language. The authors implement a compiler that compiles and maps
code for the RAW processor [89]. The claim of the authors is that C is not suited
for those kind of machines because C is not made for expressing parallelism and
streams. The principle of StreamIt is based on pipelines, splitjoin constructs and
feedback loops, all of them having stream structures. The basic computation unit is
a filter. The syntax is based on Java.
CAL [34, 35] is a dataflow language presented in 2003. It consists of components
(actors), that are interconnected by FIFOs. The execution of the actors is atomic,
the actors follow the firing rule from dataflow. Xilinx has a front end for compiling
CAL to VHDL. CAL has been chosen by the ISO/IEC standardisation organisation
in the new MPEG standard called Reconfigurable Video Coding (RVC) [19]. In
[73] and [11], two use cases are presented where CAL is used to implement an
MPEG decoder. In [11], the authors claim that C fails for multicore platforms,
whereas CAL might work. OpenDF [19], presented in 2009, is a dataflow toolset
for reconfigurable hardware and multicore systems based on CAL.
Flextream [50], presented in 2009, is a dynamically adaptive streaming program-
ming paradigm for multicore systems.
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∑C [43], published in 2011, is a dataflow language for high-level programming.
The syntax is C based. The language is a subset of the process network model, the
executions are non-deterministic.
Besides the above mentioned languages, a number of languages were published
which did not gain high popularity, and will not be discussed in the course of this
thesis.
Functional languages, used for dataflow purposes
In 1978, John Backus gave a Turing lecture on functional languages and dataflow
computing [17]. He points out that conventional languages are too large and awk-
ward, hence they create unnecessary confusion in the way programmers think
about programs. Furthermore, they are designed around Von Neumann Model
and thus the design of alternative machine architectures is difficult.
2.3 Dataflow machines
Dataflow machines are machines that can execute dataflow graphs and are usually
programmed using dataflow languages. In this thesis, we are not designing a clas-
sical dataflow machine, but a coarse-grained reconfigurable array (CGRA), which
we will introduce in the next section. However, since our approach is dataflow
inspired, we will give a short overview of the essence of dataflow machines.
Dataflow machines are all programmable computers of which the hardware is opti-
mised for fine-grained data-driven parallel computing [87]. In general, a process-
ing element of a classical dataflow machine is composed as follows. The nodes of a
dataflow program are stored as templates containing a description of the node and
space for input tokens. The description of the node consists of the operand code
and a list of destination addresses. The unit that manages the storage of tokens
is called the enabling unit. The token storage usually is separated from the node
storage. The enabling unit is split into two stages: thematching and fetching unit. A
dataflow multiprocessor is composed of a number of dataflow processing elements
interconnected by a network. Communication in the network hereby can be either
direct or packet oriented.
Common to all dataflow machines is the basic instruction cycle (although specific
implementations might differ):
1. Detect when a certain node is enabled (this corresponds to the firing rule)
2. Fetch the instruction
3. Compute the result
4. Generate result token(s)
The token storemechanism can be either static, i.e. only one token per arc is allowed,
or dynamic, i.e. multiple tokens can be present on one arc.
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Figure 2.1 shows a general illustration of a static dataflow machine. Static dataflow
machines were the first dataflow machines to be published. An important architec-
ture is the static dataflow machine by MIT [32], which is the first published design
of an actual dataflow machine. The oldest fully working dataflow machine is the
DDM1 [26]. Another interesting architecture is presented in [55] which can execute
Lisp programs, however, this architecture has not actually been implemented.
Figure 2.1 – Static dataflow machine, reprint from [87]
In Figure 2.2, a general illustration of a dynamic dataflow machine is shown. Dy-
namic dataflow machines allow, in contrast to static dataflow machines, multiple
tokens per arc. This can be achieved by either code-copying or tagged tokens, for
more details, see [87]. Dynamic dataflow machines potentially provide the highest
level of parallelism [87].
Figure 2.2 – Dynamic dataflow machine, reprint from [87]
Thefirst detailed dynamic dataflowmachine with code-copying is presented in [74]
by Rumbaugh. The family of dynamic dataflow machines presented in [13] by MIT
also uses code copying. It is an extension of the original static dataflow machine by
MIT [32]. To program the machines, the language Id is used. Themachines include
special units to store data structures (I-structures). TheManchester tagged token
machine is presented in [90] and [44]. It is the first dataflow machine that uses the
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principle of tagged tokens to allow several tokens per arc and is the basis for all
the other tagged token machines. The Monsoon [70] is designed to be a general
purpose multiprocessor. To support dynamic dataflow execution, it uses an explicit
token store (ETS). The basic idea of ETS is that tokens are stored in dynamically
allocated blocks, where the location within a block is determined at compile time.
In [40], a fine-grained dataflow machine with local token tagging for functional
languages is presented.
Another method to design dataflow machines is to combine Von Neumann and
dataflow styles, i.e. to design a hybrid architecture. P-RISC [68] is a RISC archi-
tecture with dataflow elements. It is one of the important early papers on hybrid
architectures. Also in Japan, research on hybrid architecturewas performed. In [75],
a dataflow machine with RISC-like processors is presented. WaveScalar [82, 83] is
another dataflow machine with Von Neumann style programming. Unlike previ-
ous dataflow machines, WaveScalar can efficiently provide the sequential memory
semantics that imperative languages require.
[87] is a good introduction to the dataflow domain. The authors give a good his-
toric overview on the different dataflowmachines and the developments. They also
define the different kinds of dataflow machines, i.e. static and dynamic machines.
Furthermore, they give a detailed graph and table on the different dataflow ma-
chines. Finally, they present the Manchester tagged token dataflow machine [90]
in detail.
For further details on dataflow machines, the reader is referred to the surveys
presented in [12, 31, 51].
2.4 Coarse-grained reconfigurable arrays (CGRAs)
2.4.1 General principle
Coarse-grained reconfigurable arrays (CGRAs) compose a class of architectures
that consists of small, reconfigurable cores that are interconnected into an array,
usually a mesh-configuration. The target applications of CGRAs are commonly
DSP algorithms. The cores in the CGRAs usually contain an ALU, small local
storage and a control unit. Good surveys on CGRAs can be found in [85], [24] and
[48].
In this thesis we present a CGRA. In the remainder of this section, we will give an
overview on the most important existing CGRAs.
2.4.2 Architectures
Over the years, many different CGRAs have been published. Even though they all
belong to the general class of CGRAs, they greatly differ in their respective details
like the number of cores, the type of interconnects or the functionality of each core.
In the following sections, a more elaborate overview is given.
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First, CGRAs that are closely related to the herein presented CGRA are presented.
Following, CGRAs that are remotely related but are important to the general field
of CGRAs are presented.
Closely related CGRAs
In this section, we will briefly present CGRAs that are closely related to the CGRA
that will be presented in this thesis.
BilRC [15], published in 2013, is a 2D array of cores that operate on 16 bit data. In the
array, there are three different kind of cores: ALUs, memory cores and multiplier
cores. The computation model of the cores is not dataflow based. The proposed
programming language, the LRC language, is a dataflow language with the ability
to express loops. LRC is amiddle level language, i.e. similar to assembly languages
of microprocessors. Algorithms are mapped to the architecture using simulated
annealing. They also present a SystemC cycle accurate simulator and a LRC to
VHDL compiler which they use to compare results.
SmartCell [60], published in 2010, is composed of a 4x4 array of cells, where each
cell consist of 4 processing elements (PEs) each including control and data switch-
ing fabric. That means, there are 64 PEs in total. The data width in the array is
8 bit. Each PE comprises an ALU, a logic unit, input and output registers and an
instruction controller. The control is local to each PE.The connections within a cell
are implemented via nearest neighbour links. The proposed programming scheme
is called SmartC, but the authors remain vague about the actual implementation.
The target application domains for SmartCell are multimedia and DSP applications.
Flora [58], published in 2009, consists of a RISC processor and a reconfigurable
2D array. The array contains 8x8 cores. The data width can be set to 8 bit or 24
bit. Each core comprises an ALU, a data manipulation unit, an 8 bit x 16-word
register file, an 8 bit flip flop and a 16-depth instruction memory. The control is
centralised, themapping can either be spatial or temporal. As a special feature, Flora
was designed to be able to perform floating point operations, to do so, PEs can be
paired. Unfortunately, the authors do not enclose any details on the programming
scheme.
MORA [57], presented in 2007, is a 2D array consisting of 4x4 quadrants with 2x2
cores each. The data width is 8 bit. Each core contains an internal RAM and an 8 bit
ALU. Each core is a tiny Processor-In-Memory (PIM). Each core can be configured
to perform one of four modes: feed-forward, feed-back, route-through single and
route-through double output. The control is local on the cores. The cores are
interconnected using unidirectional, nearest neighbour connections, furthermore,
a number of longer connections are available. The target application domains of
MORA are multimedia and streaming applications. The authors do not explain
how the architecture is programmed.
DReam [10], published in 2000, is a 2D array which is scalable in size. The bit
width is 8 bit. Each core consists of two dynamically reconfigurable 8 bit inte-
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ger data paths, one spreading data path, one controller, two dual port RAMs and
a communication protocol controller. There is one Configuration Memory Unit
(CMU) per four cores. Per 2 CMUs and 4 global interconnect switching boxes
(SWB), there is one communication switching unit (CSU). All CSUs communicate
to one global communication unit (GCU).The cores are interconnected via nearest
neighbour connections, segmented buses and reconfigurable local and global con-
nections. The target application domain is next generation wireless applications
and the programming of wireless devices. The authors do not provide details on
the programming language.
[64] is an early example of a CGRA since it was already published in 1996. It is a 2D
mesh consisting of 8 bit cores. Each core contains an 8 bit ALU, local memory and
control logic. The cores are interconnected using direct links to their eight direct
neighbours. Furthermore, connections of length four, and a number of global lines
are available. The target area is general purpose computing. The programming is
performed with an assembly level macro language.
Remotely related CGRAs
In this section, we will present publications on CGRAs that are not closely related
to the herein presented CGRA, but are still relevant for the general field of CGRAs.
Trips [22], [77], [76], published in 2004, is not a real CGRA (the designers position
Trips as four ultra large cores [77]. Nevertheless, Trips shares many similarities with
CGRA architectures and is often cited in the same context. The architecture is a
mesh consisting of two tiles with a grid of 4x4 configurable cores. The cores operate
on 16 bit data. Each core contains an ALU, operand buffers, instruction buffers and
a router. The control is global and follows the EDGE paradigm [22]. The principle
of EDGE is to group chunks of code and map these chunks onto the array. In [79],
a compiler is presented.
XPP [18] by Pact [6], published in 2004, is a regular array. The array is composed
of three types of processing array elements (PAE): ALU-PAE, Function(FNC)-PAEs
and RAM-PAEs. The ALU-PAE and RAM-PAE form a dataflow array. The FNC-
PAEs build aVLIW-like processor kernel for control operations. For controlling the
array, a global control tile per 4x4 grid is available. The connection is hierarchical.
The programming is done with starting from C, which is compiled to a dataflow
graph, fromwhich assembly code is generated. Blocks of the code are mapped onto
the grid and executed atomically. In the original XPP paper, a language calledNML
is presented, which is developed by Pact. In [47], a compiler is presented.
ADRES [63], published in 2003, is a reconfigurable grid that is closely coupled to a
VLIW processor. The two parts are connected through shared memory. ADRES is
designed to be an architecture template, the number of cores can be configured. The
data width is 32 bit. The cores can also be configured. In [21], an instance of ADRES
is presented. The target area of ADRES is next generation wireless applications.
DRESC is the C-based programming language for ADRES.
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MorphoSys [78], published in 2000, is an 8x8 array and operates on 8 or 16 bits.
Each core contains an ALU, a multiplier, a register file and a 32 bit context word for
configuration. For control of the grid, there is a general purpose RISC processor
that controls the sequence of operations [85]. Context words are stored in a cen-
tral context memory and are broadcast in a column or row-fashion, which makes
MorphoSys a SIMD system. For programming, there is a SUIF-based compiler
available, and a limited SAC compiler [88].
REMARC [65, 66], published in 1998, consists of a RISC processor and a 2D mesh
containing 8x8 cores. The data width is 16 bits. Each core contains an ALU, a 16-
entry RAM, an 8-entry register file, data input registers, data output registers and
a 32 entry instruction RAM. The control is handled as follows: There is a global
control unit that sends a common PC to the cores in each cycle. All cores thus
receive the same PC. Since they all have their own instruction RAM, they can be
configured to different operations, if necessary. The RISC processor is programmed
using C, the array is programmed by adding assembly instructions to the C codes.
The compiler generates assembly code for the RISC processor with the assembly
code for the array included.
PADDI-2 [93], published in 1993, and PADDI [23], published in 1992, are early
examples of CGRAs. While PADDI was designed as architecture for DSP applica-
tions, PADDI-2 was meant to be a platform for rapid prototyping of architectures
for DSP applications. PADDI-2 also provided a toolbox with graphical support for
signal flow graphs. Programming was done in assembly.
While in the previously mentioned CGRAs the cores are arranged in a 2D mesh,
there were experiments with alternative topologies. Relevant examples are RaPID
[33] and PipeRench [41], which consists of a 1D array and target mostly pipelined
applications.
2.5 Conclusions
In this chapter, we gave a brief summary of dataflow in general, followed by an
overview of dataflow programming languages. We then briefly introduced dataflow
machines and finishedwith an introduction to coarse-grained reconfigurable arrays
(CGRAs).
As mentioned in the previous chapter, the target application domain for the work
presented in this thesis is data-driven streaming DSP applications that contain a
large degree of fine-grained parallelism. As already presented in Chapter 1, we iden-
tified four key requirements for our work based on the target application domain:
the system should be highly programmable, support streaming applications, an
efficient multicore system and it should be realised using one single design envi-
ronment.
The main focus in this work is on the first key requirement: the development of
a novel programming paradigm to implement DSP streaming applications that
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contain a large degree of instruction-level parallelism on CGRAs. Most, if not
all, previously published CGRAs (as presented in this chapter) are programmed
using an architecture-specific subset of C or a low-level language. Since C does
not support the expression of instruction-level parallelism or data dependencies,
the burden of extracting the structure of an implemented algorithm lies in the
compiler. We chose to not use C (or any other imperative programming paradigm),
but instead start from a functional language, in particular Haskell. With Haskell, it
is possible to describe an algorithm by its structure by using higher order functions
or recursion. In our opinion, this is a much more intuitive approach to implement
streaming DSP applications than relying on an imperative programming paradigm
as previously presented CGRAs.
The second key requirement, i.e. the design of a system that supports streaming,
is the main motivation to base our complete system on dataflow principles. That
means, the architecture is data-driven, in the sense that all the cores in the archi-
tecture adhere to the (core-local) dataflow firing rule. As soon as the required data
for a certain core arrives, it automatically starts the execution and produces the
result which is then either used internally for the next firing of the core, or sent
further to another core in the architecture. But not only the architecture is based
on dataflow principle, also the programming language for the architecture is based
on dataflow principles. We designed the programming language with the goal to be
able to implement DSP algorithms as a dataflow graph. Usually, the specifications
of a streaming DSP algorithm is available in the form of a task graph; by using a
dataflow-based programming language, it is a straightforward step to implement
this graph.
The third requirement, the design of an efficient multicore for streaming DSP appli-
cations, led to the development of a CGRA.The cores in the CGRA are small and
simple, they contain an ALU for elementary binary operations, a small local mem-
ory for intermediate data and a program memory. The cores are interconnected
in a 2D mesh by using direct links to the direct neighbours. We implemented the
architecture using CλaSH, which is a hardware description language and compiler
based on Haskell.
The fourth requirement, i.e. that the complete system should be development using
one design environment, inspired us to use Haskell as a design language for all parts
of the system. To the best of our knowledge, we are the first to present a complete
system that is based on dataflowprinciples throughout both the architecture and the
programming paradigm, which is based on a functional language for the design
of the actual architecture, but also as a base for the programming language and
compilation framework for the architecture.
Chapter 3
Design Methods and Tools
Abstract – The functional programming language Haskell was used as de-
sign language in this thesis. The presented architecture was implemented using
CλaSH, which is a hardware description language and compiler based on
Haskell. Also the compiler and programming language for the architecture
were both designed on the basis of Haskell. In this chapter, we will give a
short introduction to both Haskell and CλaSH, to provide the reader with the
required background.
3.1 Introduction to Haskell
Functional programming, e.g. Haskell, is a different programming paradigm than
the more known imperative programming approach, e.g. C. The main difference
between the two is that in a functional language the execution mechanism is based
on the evaluation of expressions instead of variable assignments. Furthermore,
functional languages inherently have a notion of structure, since operations are
described by their data dependencies. As such, these dependencies can be used to
determine potential parallelism between operations on data. In the remainder of
this chapter, we will demonstrate how Haskell can be used to describe algorithms
in terms of their structure.
In the following sections, we will describe the elementary concepts and syntax of
Haskell. We will focus on the concepts that are relevant for the work performed in
this thesis. An extensive introduction to Haskell can be found in [61].
Haskell programs can be compiled using GHC, the Glasgow Haskell Compiler [3].
GHC also provides an interactive environment, GHCi. In GHCi, Haskell functions
are directly interpreted.
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3.1.1 Syntax
The general notation for definitions in Haskell is as follows: first the function name
is specified, then a list of arguments. The arguments hereby are usually not enclosed
within brackets. To specify a function timesTwo which is applied to an argument
x and the result should be x+x, the following is specified:
timesTwo x = x+x
When the function should be applied to a specific value for x, for example 1, it is
written down as follows:
timesTwo 1
The result will be 2.
3.1.2 Higher order functions
A key feature of functional languages is the possibility to use higher order functions.
Higher order functions accept not only values, but also a function as argument.
Three examples of higher order functions are explained in this section. These three
higher order functions are used extensively in this thesis. For the three examples,
we will first show a reference implementation in C for comparison, followed by the
implementation in Haskell.
Element-wise application of a binary function to two lists
The first example is an element-wise application of a binary function f to two lists
xs and ys. The implementation in C is as follows:
1for(int=0;i<N;i++)
2zs[i] = f (xs[i] , ys[i]) ;
Listing 3.1 – Implementation in C
In Haskell, the higher order function zipWith can be used to apply a binary func-
tion to two lists. zipWith takes two lists and a function as arguments.
The function which was given as the first argument is applied to these lists as if they
were “zipped” to form a list of tuples. The binary function f is applied to the two
lists xs and ys as follows:
zipWith f xs ys
As an example, a graphical representation for adding two vectors of length four
can be seen in Figure 3.1. It can be seen that the structure of adding the vectors
element-wise can be directly expressed in Haskell-code without using for loops.
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xs1 ys1
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xs2 ys2
+
xs3 ys3
Figure 3.1 – zipWith (+) xs ys
Sequential application of a binary function to a list
The second example is a sequential application of a binary function f to a list xs,
starting with an initial value a. The implementation in C can be done as follows:
1s = a;
2for(int i=0;i<N;i++)
3s = f (s , xs[i]);
Listing 3.2 – Implementation in C
In Haskell, another higher order function, foldl, can be used. With foldl, a
function f is sequentially applied to a list, starting with an initial value. The argu-
ments to foldl are a binary function, an initial value and a list. The function is
first applied to the initial value and the first element of the list. Next, the function
is applied to the result and the second element of the list and so on. The syntax
to apply the binary function f together with the initial value a to the list xs is as
follows:
foldl f a xs
As an example, a graphical representation for the sum of all elements using foldl
of a list with four elements is shown in Figure 3.2.
+
xs0
0 +
xs1
+
xs2
+
xs3
out
Figure 3.2 – foldl (+) 0 xs
Element-wise application of a unary function to one list
The third example is an element-wise application of a unary function f to a list xs.
The corresponding implementation in C can be written as follows:
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1for(int i=0;i<N;i++)
2z[i] = f (xs[i]);
Listing 3.3 – Implementation in C
The higher order function map applies a unary function to each element in a list.
It can for example be used to implement the element-wise increment of a list in
Haskell. map is very similar to the previously presented zipWith, it accepts one
function, but only one list instead of two as arguments. The function is then applied
to each element in the list.
It is also possible tomap a binary function f together with a fixed argument awhich
is applied during each function application to a list. While f is a binary function,
f a becomes a unary function. To apply the binary function fwith a fixed argument
a, i.e. the unary function f a to a list xs, the following is used:
map (f a) xs
As an example, a graphical representation for a element-wise increment of a list
with four elements is shown in Figure 3.3.
+1
xs0
+1
xs1
+1
xs2
+1
xs3
Figure 3.3 – map (+1) xs
3.1.3 Types
Haskell is a strongly typed language. In the following, we will explain this in more
detail.
Function types
When defining a function, a type can be assigned. To define a simple function foo
with one input argument of type integer and a result which is also an integer, the
following is defined:
1foo :: Int → Int
2foo a = a
Listing 3.4 – Define a type
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In line 1 of Listing 3.4, the type of foo is defined, in line 2 the functionality.
It is also possible to define a function without a specific type. In that case, the
function is polymorphic. As soon as this function is applied to an argument, the
type is automatically detected by the compiler. To illustrate this principle, a simple
function add to add two numbers is defined. Furthermore, two arguments x_int
(an integer) and x_double (a double) are defined:
1add a b = a+b
2
3x_int = 2::Int
4x_double = 2.5::Double
Listing 3.5 – Defining concrete types for function arguments
In GHCi, the type of a function can be displayed by typing ":t function_name".
The type of add is:
:t add
add :: Num a => a -> a -> a
Thatmeans, add expects two arguments of the same type (denoted a) and the result
is of the same type. Furthermore, a is a number type (denoted by the first part of
the type declaration Num a).
Applying add to the different arguments leads to the following types in GHCi:
:t (add (1::Int) 4)
(add (1::Int) 4) :: Int
:t (add (1::Double) 4)
(add (1::Double) 4) :: Double
This example shows that depending on the arguments to a certain function, the
corresponding type is automatically derived.
If add is applied to two numbers of different types, e.g. an integer and a double,
GHCi reports an error:
:t (add (1::Double) (4::Int))
<interactive>:1:19:
Couldn’t match expected type ‘Double’ with actual type ‘Int’
In the second argument of ‘add’, namely ‘(4 :: Int)’
In the expression: (add (1 :: Double) (4 :: Int))
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3.1.4 Algebraic datatypes
Haskell not only provides convenient methods to specify algorithms with regular
structures, it also provides so-called algebraic datatypes. An algebraic datatype is a
datatype which is constructed from other datatypes in combination with construc-
tors.
data Choice = Yes Int | No
defines a datatype with name Choice that can have the values Yes followed by an
integer, or simply No.
3.1.5 Data structures
Haskell also provides means to implement data structures, i.e. types that consist of
more than a single element. Amongst others, the following two methods are avail-
able: Tuples and Records. In the following, we will introduce those two methods,
since they will be used in the remainder of this thesis.
For the following examples, we will use a datatype that defines a circle. The circle
is defined by an identifier, the coordinates of its centre (x,y) and the radius.
Tuples
A tuple combines a number of elements into one structure. To define the circle, we
write the following:
type CircleTuple = (String, (Int,Int), Int)
Please note that not the keyword data was used to define the type, but type. This
is because CircleTuple is a type synonym rather than a new datatype, since it does
not introduce new constructors.
To define a concrete circle with the name “Bob”, the centre at (1, 2) and a radius of
3, we write
myCircleTuple = ("Bob",(1,2),3)
To access the elements of CircleTuple, we implemented the following helper func-
tions shown in Listing 3.6.
1getName ( name , _ , _ ) = name
2getX ( _ , (x,_) , _ ) = x
3getY ( _ , (_,y) , _ ) = y
4getRadius ( _ , _ , radius ) = radius
Listing 3.6 – Access the elements of CircleTuple
To display the name and the radius of the previously defined circle myCircleTuple,
we write the following in GHCi:
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getName myCircleTuple
"Bob"
getRadius myCircleTuple
3
Records
To define the same circle using the record syntax, the code shown in Listing 3.7 is
implemented.
1data CircleRecord = CircleRecord { name :: String
2, x :: Int
3, y :: Int
4, radius :: Int
5}
Listing 3.7 – Define the circle using records
To define a concrete circle with the same properties as myCircleTuple, we write
the following:
myCircleRecord =CircleRecord {name="Bob", x=1 ,y=2 ,radius=3}
To access a certain element of the circle, for example the name, we simply write
name myCircleRecord, to access the radius, we write radius myCircleRecord
and so on:
name myCircleRecord
"Bob"
radius myCircleRecord
3
Note that this syntax differs from other languages, where the syntax would be
myCircleRecord.radius. In Haskell, field names in records are functions.
The difference between tuples and records is that in a tuple, elements are accessed
by their position in the type definition, whereas in a record elements are accessed
by their identifier.
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3.1.6 Choice
Haskell has a number of choice constructions available.
If then else
The syntax for a standard if then else construction is shown in Listing 3.8.
1foo x y = if x>y then x else y
Listing 3.8 – If then else
The function foo has two input arguments x and y, the result is the bigger value of
those two.
Guards
The similar functionality can be implemented using guards (|) as shown in Listing
3.9.
1foo x y | x>y = x
2| otherwise = y
Listing 3.9 – Guards
Pattern matching and case construct
It is also possible to match certain patterns. This can be, for example, matching
a certain number or a character, or a certain constructor. There are two possible
methods to match on patterns: pattern matching and case constructs. We will
demonstrate both in the following.
The code in Listing 3.10 shows two methods to match on a certain number, in
this case the number 5. The first function, foo, uses standard pattern matching.
The second function, bar, uses the case operator. The underscore in lines 3 and
7 represent a don’t care, i.e. the argument is irrelevant. In pattern matching, the
conditions are evaluated line by line. This means, first it is checked if the argument
equals the number 5. If that is not the case, the next line in this example, i.e. the
don’t care, always evaluates to true. It can be seen as the default case.
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1foo :: Int → String
2foo 5 = "You guessed the correct number!"
3foo _ = "Sorry, you guessed the wrong number"
4
5bar :: Int → String
6bar x = case x of 5 → "You guessed the correct number!"
7_ → "Sorry, you guessed the wrong number"
Listing 3.10 – Match on a certain number
An example execution in GHCi:
foo 3
"Sorry, you guessed the wrong number"
foo 5
"You guessed the correct number!"
As already mentioned before, pattern matching can not only be used to match on
numbers, but also on constructors in data types. Assume, the datatype Person is
defined as follows:
data Person = Name String | Age Int
Then, pattern matching can be used to output the person’s details. Again, foo is
implemented using pattern matching, bar is implemented using the case operator,
as shown in Listing 3.11.
1foo :: Person → String
2foo (Name x) = "Your name is " ++ x
3foo (Age 1) = "You are 1 year old."
4foo (Age x) = "You are " ++ (show x) ++ " years old."
5
6bar :: Person → String
7bar x = case x of (Name x) → "Your name is " ++ x
8(Age 1) → "You are 1 year old."
9(Age x) → "You are " ++ (show x) ++ " years old."
Listing 3.11 – Match on a constructor
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An example execution in GHCi:
foo (Name "Bob")
"Your name is Bob"
foo (Age 4)
"You are 4 years old."
bar (Name "Alice")
"Your name is Alice"
bar (Age 1)
"You are 1 year old."
3.1.7 Lambda expressions
Lambda expressions (or λ expressions) are anonymous functions, commonly used
in combination with the previously introduced higher order functions. In Listing
3.12, we show two implementations of the same functionality, first (the function
foo) the implementation without a lambda expression, and then (the function
fooLambda), the implementation using a lambda expression. The implemented
functionality operates on two vectors xs and ys which are added element-wise,
then multiplied by 2 and then 1 is subtracted. The example demonstrates that by
using lambda expression, a very compact description of a function can be achieved.
1foo xs ys = zipWith bar xs ys
2where
3bar x y = (x+y)*2-1
4
5fooLambda xs ys = zipWith (λx y → (x+y)*2-1) xs ys
Listing 3.12 – Lambda expressions
3.2 CλaSH
In the previous sections, we gave a short introduction to Haskell. In the following,
we will briefly introduce CλaSH, which is the hardware description language used
in this thesis. CλaSH is a hardware description language and compiler based on
Haskell. This means, with CλaSH it is possible to design and implement hardware
using Haskell. CλaSH can be seen as a compiler to convert (a subset of) Haskell
code to synthesisable VHDL code. Since CλaSH is directly based on Haskell, the
standard Haskell compiler GHC(i) can be used. More information on CλaSH can
be found on the CλaSH website [1] and in [16, 56].
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Combinatorial hardware can be viewed as a block of combinatorial logic, with a set
of input signals and a set of output signals. The same is true for Haskell. A function
consists of its functionality, and a set of inputs and outputs. Hence, when designing
hardware using CλaSH, the structure of the hardware can directly be specified in
Haskell. Each function in the CλaSH code corresponds to one block (or module)
in the resulting hardware.
In contrast to dedicated hardware specification languages, e.g. VHDL and Verilog,
Haskell does not have a notion of state. In CλaSH, the state is handled explicitly as
part of the function, thus forming a mealy machine. We will explain this in more
detail in Section 3.2.2.
The toolflow when designing hardware with CλaSH is as follows:
1. The desired functionality is implemented and verified using Haskell
2. TheHaskell code is modified to be compatible with the CλaSH compiler
3. VHDL code and a test bench are automatically generated
4. The generated VHDL code can be simulated and synthesised using standard
design tooling
3.2.1 Differences between CλaSH and pure Haskell
Compared with Haskell, a number of differences exist in CλaSH. For example,
special types for numbers and lists are required, since number types and lists of
unknown size are not supported. Also, recursion is (currently) not possible. In the
following, a detailed description of the differences is given.
Number types
In CλaSH, the bit width of number types has to be defined. CλaSH offers two types
of numbers: signed and unsigned. To define a signed number with 16 bits, the
following is written:
type WordS16 = Signed D16
An unsigned number with 4 bits is defined as follows:
type WordU4 = Unsigned D4
Lists
While Haskell operates on infinite lists, this is not possible in CλaSH. The reason
is that hardware cannot be “generated” at runtime.
In CλaSH, vectors are used instead of lists. Vectors are lists of a defined datatype
with a defined length. To define a vector with eight elements of type WordS16, the
following is written:
type V8WordS16 = Vector D8 WordS16
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Since the higher order functions that are available in Haskell cannot be applied to
vectors, specific higher order functions are available in CλaSH. They are indicated
by a leading v in the function name. The corresponding vector function to foldl
is vfoldl, for map vmap and so on.
On the project website of CλaSH [1], documentation is available with a more elab-
orate list on the specific CλaSH datatypes and functions.
3.2.2 State
Since Haskell itself does not have a notion of state, a specific notation in CλaSH is
required to represent a stateful function. In CλaSH, the state is handled as part of
the function.
While a stateless function only has one input and one output (if multiple signals
are required, they are grouped into a tuple or record), a function with state has an
additional input and output for the state, as shown in Figure 3.4. The state hereby
is an explicit argument of the function, as shown in Listing 3.13. The logic in the
function takes care of computing the new state value, which is then fed back to the
function for the next clock cycle. The new state value is determined by the current
state and the input signals, which corresponds to amealy machine.
1function (State s) i = (State s’, o)
2where
3(s’,o) = logic s i
Listing 3.13 – Handling of state
state
logic s’s
i o
function
Figure 3.4 – State handling in CλaSH
Figure 3.5 illustrates the corresponding dataflow graph to handle state as feedback
signal to a node. The state hereby is represented as token on the feedback arc, an
initial value of the state has to be provided before the first firing of the node.
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Figure 3.5 – Resemblance to dataflow handling of state
3.2.3 Define a component
The CλaSH compiler can generate synthesisable VHDL code from a design that
was implemented using CλaSH. For that, components have to be defined. To define
a component, a stateful function is provided with an initial state. To provide an
initial state, automata arrows [71] are used as presented in [39]. As shown in Listing
3.14, the previously defined function is provided with an initialState by using
the syntax ⇑ in line 2, the type of the component is defined in line 1. Hereby, the
keyword Comp indicates that a component is defined, FunctionInputType is the
input type for the component and FunctionOutputType is the output type of the
component.
1functionArrow :: Comp FunctionInputType FunctionOutputType
2functionArrow = function ⇑ initialState
Listing 3.14 – Define a stateful component
It is also possible to define a component from a stateless function. In that case, the
keyword arr is used as shown below:
1stateless_functionArrow = arr stateless_function
Listing 3.15 – Define a stateless component
3.2.4 Composition of components
In the previous section, we explained how components are defined in CλaSH. Com-
ponents can be used to compose more complex designs. By using components, the
handling of the internal state of a stateful component is hidden from the user dur-
ing composition, as we will show in this section. The composition of components is
also done using the previously presented arrow notation. Both stateful and stateless
components can be used during component composition.
Let’s assume, two components f1A and f2A are to be combined in a pipelined fash-
ion, as shown in Figure 3.6. The code in Listing 3.16 shows how to implement this
pipeline. In lines 1 and 2, the components f1A and f2A are defined and provided
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with an initial state to their respective functions f1 and f2. Here, the same syntax is
used as introduced in the previous section. f1A and f2A thus contain their respec-
tive functions f1 and f2 and also their initial states iS1 and iS2. The components
f1A and f2A can now be used to compose a new module, the user does not have to
take care of the handling of the initial state.
In lines 4 to 7, the pipeline is implemented. The syntax is read as follows: In line 4,
the name of the module is defined (topA), and the input signal (i). Then, the two
previously defined components f1A and f2A are used to compose topA to form
the structure shown in Figure 3.6. In line 5, the input i is sent to f1A, its output is
denoted f1’. In line 6, this output is used as input to f2A. The output from f2A is
denoted f2’. Finally, in line 7, the output of the top module topA is defined to be
f2’, which was the output of f2A. The handling of the state is completely hidden
from the user during the composition step.
f1A f2Ai
f1’ f2’
topA
Figure 3.6 – Compose modules using arrows
1f1A = f1 ⇑ iS1
2f2A = f2 ⇑ iS2
3
4topA = proc i → do
5rec f1’ ← f1A ↢ i
6f2’ ← f2A ↢ f1’
7returnA ↢ f2’
Listing 3.16 – Composition of modules
3.2.5 Examples
In this section, we will show a number of small examples to demonstrate the work-
ing principle of CλaSH. We start with plain functions, and finish the section with
a demonstration how components are generated from these functions.
Simple adder
A simple adder is defined as shown in Listing 3.17. The function name add and its
argument, a tuple of two numbers (x,y) and the name of the output o are defined
in line 1. In line 3, the actual computation is defined which is simply an addition of
x and y. An illustration is shown in Figure 3.7.
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add
Figure 3.7 – Simple adder
1add (x,y) = o
2where
3o = x + y
Listing 3.17 – Implementation of a simple adder
Compare two numbers
To compare two numbers and output the bigger of the two, the code in Listing
3.18 can be used. The bigger number is determined by using the guard operator as
explained in Section 3.1.6. A graphical representation is shown in Figure 3.8.
> ?
x y
isBigger
Figure 3.8 – Compare two numbers
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1isBigger (x,y) | x>y = x
2| otherwise = y
Listing 3.18 – Compare two numbers
ALU
To define an ALU with a configurable operation, the code presented in Listing 3.19
can be used. The input of the ALU consists of a three-element tuple - an opcode
and two operands. By using pattern matching, as explained in Section 3.1.6, the
correct operation is chosen. Line 1 defines an addition, line 2 a subtraction and line
3 a multiplication. Figure 3.9 shows a schematic view.
−+ ∗
x yopc
alu
Figure 3.9 – ALU
1alu (ADD, x, y) = x + y
2alu (SUB, x, y) = x - y
3alu (MUL, x, y) = x * y
Listing 3.19 – ALU
Find biggest number in a vector of numbers
To find the biggest number in a vector of numbers, the code shown in Listing 3.20
is used. To implement it, the higher order function vfoldl is used. vfoldl has
the same functionality for vectors in CλaSH as foldl has for lists in Haskell (as
introduced in Section 3.1.2). The function to compare two elements in the vector
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is implemented in line 3 using the λ notation as explained in Section 3.1.7 and is
indicated by > in Figure 3.10. vhead and vtail are the equivalents in CλaSH for
vectors to head and tail for lists in Haskell. They produce the first element and
the vector of the remaining elements, respectively. A graphical illustration is shown
in Figure 3.10.
> ? > ? ⋯ > ?
is1 is2 isNis0
o
Figure 3.10 – Biggest number in a vector
1biggestFromVector is = o
2where
3o = vfoldl (λx y → if (x>y) then x else y ) (vhead is) (vtail is)
Listing 3.20 – Find biggest number in a vector of numbers
Accumulator
The next example is a simple accumulator as shown in Figure 3.11. The implemen-
tation in CλaSH is presented in Listing 3.21. In contrast to the previous examples,
the accumulator is stateful. This is also visible in the function definition in line 1,
where the keyword state indicates the name of the internal state variable s.
The accumulator operates on an (infinite) stream of tokens that are sent to the
accumulator via the input i. In each clock cycle, the incoming token is added
to the value stored in the internal state s of the accumulator. Then, the result is
used to update the internal state (denoted s’) and the output o. That means, the
value stored in the internal state is the sum of all tokens that have been sent to the
accumulator until that clock cycle. The result in each clock cycle is also the output
of the accumulator.
1acc (State s) i = (State s’,o)
2where
3o = s + i
4s’ = o
Listing 3.21 – Accumulator
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s
s
s’
i
acc
Figure 3.11 – Accumulator
Multiplexer with configurable selector
The final example is slightly more complex. It is a multiplexer in which the selector
sel is saved in the internal state. That means, the selector is configured to a certain
value. During runtime, the selector can be reconfigured.
An illustration of the configurable multiplexer is shown in Figure 3.12. The main
component, the actual multiplexer, is represented by the white box with the label
mux. Themux has three inputs in total, two of them are the data inputs x and y at
the top, the third is the selector at the left. The selector is stored in the box labelled
sel, which is the internal state and can be configured.
The type definitions for the configurable multiplexer are shown in Listing 3.22. In
line 1, the number type is defined to be a signed integer with 16 bits. Then, in line
2, the possible values for the selector are defined, in this example, either L or R. In
line 3, the type for the input signal is defined. It can either be a new configuration
(indicated by the constructor Config) followed by the new value for the selector,
or a data input (indicated by the constructor Data), followed by a 2-tuple. Finally,
the data type for the output is defined in line 4. It is a tuple consisting of a boolean,
which indicates whether a valid data output is available, and the data value itself.
If a new configuration is sent to the configurable multiplexer, the boolean at the
output is set to False, since no data is sent to the multiplexer in that clock cycle.
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sel
isConfig
extractConfig extractData
x y
True False
mux
i
o_valid o_value
Figure 3.12 – Configurable multiplexer
1type Word = Signed D16
2data Selector = L | R
3data ConfMuxInput = Config Selector | Data (Word,Word)
4type ConfMuxOutput = (Bool,Word)
Listing 3.22 – Type definitions for the configurable multiplexer
In Listing 3.23, theCλaSH implementation of the configurablemultiplexer is shown.
In line 1, the function name and the inputs and outputs are defined. Furthermore,
the current state and the new state are defined, indicated by the state keyword. In
lines 5 and 6, the new value for the selector is determined, which is either a new
configuration (line 5), or the previous value (line 6). In line 8, the data is extracted
from the input. In lines 12 and 13, the boolean value for the output is determined.
In line 14, the data output determined by the multiplexer. In lines 16 to 22, helper
functions are defined. Line 25 defines the actual multiplexer.
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1confMux (State sel) i = (State sel’, (o_valid,o_value))
2where
3
4-- new state for the selector
5sel’ | isConfig i = extractConfig i
6| otherwise = sel
7
8-- data input to the mux
9(x,y) = extractData i
10
11-- output of the fixedMux
12o_valid | isConfig i = False
13| otherwise = True
14o_value = mux sel (x,y)
15
16-- helper functions
17isConfig (Config _) = True
18isConfig _ = False
19extractConfig (Config sel_new) = sel_new
20extractConfig _ = L
21extractData (Data (x,y)) = (x,y)
22extractData _ = (0,0)
23
24-- actual mux
25mux sel (x,y) = if (sel==L) then x else y
Listing 3.23 – Configurable multiplexer
Make components of the examples
Until now, the previously introduced examples are polymorphic, i.e. they do not
have a specific datatype (as explained in Section 3.1.3). Also, they are not defined
as components yet (as explained in Section 3.2.3.
The complete definition of concrete components for the presented examples includ-
ing their types is shown in Listing 3.24.
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1addA,isBiggerA :: Comp (Word,Word) Word
2addA = arr add
3isBiggerA = arr isBigger
4
5aluA :: Comp (Opcode,Word,Word) Word
6aluA = arr alu
7
8biggestFromVectorA :: Comp (Vector D8 Word) Word
9biggestFromVectorA = arr biggestFromVector
10
11accA :: Comp Word Word
12accA = acc ⇑ (0::Word)
13
14confMuxA :: Comp ConfMuxInput ConfMuxOutput
15confMuxA = confMux ⇑ (L::Selector)
Listing 3.24 – Concrete modules for the examples
The functions add and isBigger have the same type, so they can be defined to-
gether. This is done in line 1. In lines 2 and 3, the arrows, i.e. the components,
for add and isBigger are defined. Since both components are stateless, the arr
keyword is used as introduced in Section 3.2.3.
The type and component definitions for the other two stateless functions, alu and
biggestFromVector are done in lines 5-9.
For the stateful functions acc and fixedMul, an initial state has to be defined as
explained in Section 3.2.3. This is shown in line 12 for the accumulator, where the
initial state is the number 0. For the fixed multiplexer, the initial state is defined in
line 15. Here, it is set to L, which means initially the left input of the multiplexer is
chosen.
3.2.6 Simulation
To simulate a block with a list of test stimuli, CλaSH provides a simulation function
called simulate. In this section, we will show two example simulations of previ-
ously defined components. First, the adder is simulated with a set of input stimuli,
then the configurable multiplexer.
The stimuli for the adder are defined as
inputAdd = [(1,2),(3,4),(5,6),(7,8)]
In each step of the simulation, one tuple of the test stimuli is sent to the adder. That
means, in the first step, (1,2) is sent to the adder, which should produce the result
3. In the next step, (3,4) is used, which should produce 7, and so on.
The expected result of the simulation is then: [3,7,11,15].
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Now, the adder can be simulated using the simulation function provided by CλaSH:
simulate addA inputAdd
[3,7,11,15]
The simulation result shows that the adder works as expected.
To simulate a stateful function, the same method is used. As example, we show
a simulation of the configurable multiplexer. At the start of the simulation, the
configurable multiplexer contains the initial state which was defined when the
component was defined, as shown in Listing 3.24 in Section 3.2.5. The initial state
of the configurable multiplexer is thus L.
The test stimuli are defined as follows:
1confMuxInputs = [ Data (8,9)
2, Config L , Data (1,2) , Data (3,4) , Data (5,6)
3, Config R , Data (1,2) , Data (3,4) , Data (5,6)
4]
Listing 3.25 – Simulate the fixed multiplexer
After the initial Data (8,9) input, a new configuration (L) is sent to the selector.
Then, three data tuples are sent. After that, a new configuration is sent, this time
containing the value R. Finally, three more data tuples are sent.
The expected output of the configurable multiplexer is (False,0) in the second
and sixth step, since new configurations are sent to the component in those steps.
Steps one and three to five should produce the left input, while steps seven to nine
should produce the right input. The simulation of the configurable multiplexer
shows the following result:
simulate confMuxA muxInputs
[(True,8)
,(False,0),(True,1),(True,3),(True,5)
,(False,0),(True,2),(True,4),(True,6)]
The results of the simulation hence show the expected output.
3.2.7 VHDL generation
Finally, the VHDL code can be generated by CλaSH.
This is done by first defining the name of the top module in the Haskell code, for
the adder addA it would be
{-# ANN addA TopEntity #-}
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CλaSH can also automatically generate a test bench, if that is desired, the name of
the input stimuli function also has to be defined. In the case for the addA, it would
be
{-# ANN inputAdd TestInput #-}
Finally, the command :vhdl executed in GHCi will trigger the VHDL generation:
:vhdl
Total number of transformations applied: 41
Total compilation took 1.285402s
During VHDL generation, a number of files is generated. One file contains type
definitions and one file contains the definition for the top entity. Furthermore,
VHDL file per block is generated. In the case of the adder, three files are generated,
one for the type definitions, one for the top entity and one file that describes the
actual adder.
The generated VHDL code for the internal behaviour of the adder is shown in
Listing 3.26. All identifiers are autogenerated, which makes the resulting VHDL
code difficult to read and debug. The VHDL code for the top level entity and the
type definitions can be found in Appendix A.
1entity addComponent_1 is
2port (param2046964804 : in Tuple2_0;
3o2046964827 : out signed_16;
4clock1 : in std_logic;
5resetn : in std_logic);
6end entity addComponent_1;
7
8
9architecture structural of addComponent_1 is
10signal y2046964829 : signed_16;
11signal x2046964828 : signed_16;
12begin
13o2046964827 <= x2046964828 + y2046964829;
14
15y2046964829 <= param2046964804.AB;
16
17x2046964828 <= param2046964804.AA;
18end architecture structural;
Listing 3.26 – Generated VHDL code for the adder
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3.3 Conclusions
The design language used in this thesis is the functional programming language
Haskell. Furthermore, the Haskell-based hardware description language and com-
piler CλaSH was used to implement the proposed hardware architecture.
To aid the reader to follow the implementation details provided in the following
chapters, we presented the basic concepts for both Haskell and CλaSH in this chap-
ter using a number of examples.
Chapter 4
Conceptual Basis for the Dataflow
CGRA
Abstract – In this chapter, wewill present the underlying dataflowprinciples
used to configure the CGRA.Dataflow is the keymotivation and inspiration for
the complete system presented in this thesis. The cores that compose the CGRA
are based on dataflow principles, both in terms of their execution mechanism
as well as their configuration principle. Also the programming principle, which
we developed to implement and map algorithms to the architecture, is based
on dataflow principles.
4.1 Motivation
Figure 4.1 shows an abstract view of our proposed system. The algorithm on the
left is a typical example of a desired target algorithm - a regular structure, simple
operations and a large degree of instruction-level parallelism. The architecture on
the right is an illustration of a CGRAwith small, configurable cores interconnected
in a 2D array.
In Chapter 2, we introduced CGRAs and their programming methods. Most exist-
ing CGRAs are programmed in an imperative approach, usually, a restricted subset
of C is supported. Hereby, the CGRA-specific compiler is responsible to detect the
parallelism of the implemented algorithm.
In our opinion, the reason for choosing C to program CGRAs is not evident. Since
C has been designed as a sequential language, it lacks intuitive support to express
fine-grained parallelism. There are no constructs available to describe an algorithm
Major parts of this chapter have been published in [AN:1, 2]
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Figure 4.1 – Motivation
in terms of its structure. Furthermore, C is not a single assignment language, that
means, variables can be modified multiple times, which makes automatic paralleli-
sation of algorithms hard. Moreover, because of the frequent use of pointers in C,
it is sometimes untraceable where and when a certain variable is updated.
Motivated by that, we developed a novel configuration paradigm for the presented
system that has a close relation to the target application domain, both how algo-
rithms are executed on the architecture, i.e. the execution principle of the cores, but
also how algorithms are implemented, i.e. the programming paradigm.
The general idea which our approach is based on, is that algorithms of our target ap-
plication domain – DSP algorithms with a large degree of fine-grained parallelism
– resemble dataflow graphs. By this we mean that a DSP algorithm can be repre-
sented by a set of operators that consume and produce data tokens. The operators
relate to each other in a certain way, i.e. they communicate. This principle can be
seen as a dataflow graph, where the operators are represented by nodes, and the
communication structure (i.e. dependencies) by arcs.
Our programming paradigm thus enables a designer to describe algorithms in
terms of their structure, that means, describe the operations of the algorithm and
their data dependencies.
4.2 Conceptual view on the algorithm
We consider a DSP algorithm as a dataflow graph, i.e. as a collection of communi-
cating nodes. Hereby, the graph can be seen from two different views. One is the
local behaviour of the nodes, and the other is the global communication pattern
between the nodes. In our programming paradigm, we refer to those two views as
the local view and the global view.
In the compiler, we use this principle to partition the code generation step into
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two parts, thus we decouple local behaviour from global communication. We will
elaborate on that in chapter 6.
4.2.1 Local view
Figure 4.2 shows a high-level illustration of the local view.
OP
source
opcode
store
- EX j
- Cy
- Rx
- ADD
- MUL
- ⋯
- Rx
Figure 4.2 – Local view
The node in the dataflow graph is defined in terms of
» the source of each input (EXternal input j, a Constant value y, Register x),
» the opcode defining the current operation (ADD, MUL, ...) and
» whether to store the result at the internal Register x or not
On the input arcs, a token indicates that input data (i.e. a data token) is required
on that arc to trigger the execution. On the output arc, a token indicates whether
output data (i.e. a data token) is produced to the external world, i.e. a token is sent
out of the core, or if the result is only stored locally inside the core (then, no token
would be produced on the output arc).
4.2.2 Extended local view
On the conceptual level, the distinction between local nodes and global communi-
cation makes sense. As soon as the graph is mapped to the architecture, however,
the definition of the local view has to be extended. Since multiple dataflow nodes
can be mapped to one physical core, the definition of the extended local view covers
the local behaviour (i.e. configuration) of one core instead of one node.
Describing an algorithm as a dataflow graph is a very straightforward way, but only
when the algorithm is very simple and regular. As soon as for example initial tokens,
or loops are required, pure dataflow notation quickly reaches its limits [38].
Therefore, we decided to extend the pure dataflownotationwith finite statemachine
(FSM) notation. The configuration of a single core is then described as a set of FSM
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states, and each FSM state is defined as a dataflow node. The transition conditions
between the states are determined by the number of required iterations in the
respective state. It is important to note here that the amount of iterations per state
is determined at design time and thus fixed. This means that the amount of states
of the extended local view is fixed at design time.
Examples of the extended local view
In the following, we will present three examples to illustrate the principle of the
extended local view.
The example state machine in Figure 4.3 shows a configuration consisting of two
states. The condition to transit between the states is defined by the number of
iterations per state, indicated by the variable i on the arcs of the state machine. The
variable i counts the number of iterations per state, i.e. as soon as the FSM enters a
new state, i is reset to zero. The FSM remains in the left state for two iterations, then
transits to the right state, where it remains for only one iteration, i.e. it executes only
once. Then it switches back to the left state and so on. One iteration is defined as
one firing of the dataflow graph of the current state. A core with this configuration
would first perform a multiplication on two incoming token pairs, and then an
addition on the next incoming token pair. In each state, it would produce an output
token. In the left state, i.e. after the multiplication, the result would not be stored
locally, whereas the result of the right state, i.e. the result of the addition, would be
stored at register 0.
MUL
EX0 EX1
i < 2
ADD
EX0 EX1
R0
i < 1
i = 2
i = 1
Figure 4.3 – Extended local view, first example
The second example, shown in Figure 4.4 shows a slightly more complex example.
In total, three states are used to describe the behaviour. The configuration which is
described by Figure 4.4 is as follows.
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In the leftmost state, an addition is performed on two external inputs (EX0 and
EX1), and one output token is produced. After two iterations (indicated by i < 2
at the self loop arc on the top of the state), the FSM transits to the next state, i.e.
the middle one. In this state, a multiplication is performed on an external input
(EX0) and a constant factor 2 (indicated by C2 on the input token on the right
arc). The result is stored in register R0, but no output token is produced. After one
iteration, the FSM transits to the next state. In this state, which is represented by
the rightmost state in the figure, a subtraction is performed of the value stored in
register R0 (that has been generated in the previous state) and a constant factor 1.
A token is produced, containing the result of the operation.
ADD
EX0 EX1
i < 2
MUL
EX0 C2
R0
i < 1
SUB
R0 C1
i < 1
i = 2 i = 1
i = 1
Figure 4.4 – Extended local view, second example
The third example shows an FSM that describes an initial state, followed by a state
which is continuously repeated. The left state describes an addition on two external
inputs (EX0 and EX1), which is executed twice (indicated by i < 2). After two
iterations have been executed, the FSM transits to the next state and remains in this
state for the rest of the runtime of the system. During this state, a multiplication is
performed on one external input (EX0) and a constant factor 2.
Relation to synchronous dataflow models
Our work is motivated by dataflow principles. Hence, it would seem a logical
choice to use an existing dataflow formalism tomodel the behaviour of our dataflow
CGRA. One candidate for a formal representation of the class of algorithms that
we consider is cyclo-static dataflow (CSDF), which was mentioned in Section 2.1.3.
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EX0 EX1
i < 2
MUL
EX0 C2
i = 2
Figure 4.5 – Extended local view, third example
However, as CSDF is used to model dataflow graphs which can be analysed for e.g.
throughput and timing behaviour, it is not suitable as our programming paradigm.
Furthermore, CSDF does not actually describe the behaviour of the nodes, i.e. the
operations within the nodes. For the analysis of CSDF graphs, the actual operation
of a node is irrelevant, but it is essential to describe the actual behaviour of nodes
for our programming paradigm.
Another reason why we chose a combination of state machines and dataflow no-
tation, and not a CSDF notation, is that we wanted to be able to express initial
states, which is not possible in CSDF. Using state machines gives us a much greater
flexibility in expressing the behaviour of the dataflow CGRA.
In the following, we will illustrate the relationship of the extended local view to
CSDF using the three examples. We will show how CSDF relates to our approach
and also give one example which cannot be expressed using CSDF. The syntax we
use to express the CSDF graphs is adopted from [92].
The first example, i.e. Figure 4.3, can be represented using a CSDF graph as shown
in Figure 4.6. The CSDF actor labelled OP represents the operation. The internal
behaviour of the node, i.e. the operation, cannot be directly specified in CSDF,
however, the runtimes of the operation in each CSDF phase are specified above the
node: < ρ∗ , ρ∗ , ρ+ >. The two external inputs EX0 and EX1 are shown on the left,
the annotations above the arc describes when a token is consumed or produced, e.g.< 0, 0, 1 > on the bottom right means that only in the last phase a token is produced
for R0. In total, the operation node has three different phases, two multiplication
phases and one addition phase. In each of the phases, it consumes on token of
each of the external inputs. Also, in each phase, one output token is produced. The
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register R0 is represented as a separate actor on the right side of the graph. On
the arc going to the register, a token is only produced in the third phase, i.e. the
addition step.
OP
<ρ∗ , ρ∗ , ρ+>EX0
EX1
out
R0
<1>
<1,1,1>
<1>
<1,1,1
>
<1,1,1> <1>
<0,0,1>
<1>
Figure 4.6 – CSDF representation of the first example
The CSDF representation of the second example, i.e. Figure 4.4, is shown in Fig-
ure 4.7. Again, the two external inputs EX0 and EX1 are shown on the left, but
also two sources for the constant factors, represented by the actors C2 and C1. Fur-
thermore, the register R0 is shown at the right side of the graph. In contrast to the
previous example, there is not only an arc going from the operation node to the
register, but also from the register back to the operation node.
OP
<ρ+ , ρ+ , ρ∗ , ρ−>
EX0
EX1
C2
C1
out
R0
<1>
<1,1,1,0><1> <1,1,0,0>
<1>
<0,0,1,0>
<1>
<0,
0,0,
1>
<1,1,1,1> <1>
<0,0,1,0>
<1>
<1>
<0,0,0,1>
Figure 4.7 – CSDF representation of the second example
The previous two examples could be represented using CSDF notation by introduc-
ing specific actors for the inputs. However, the third example, i.e. Figure 4.5, cannot
be represented using CSDF.The reason is, that the example contains an initial state
which is only visited in the startup phase, and then never again. This non-repetitive
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behaviour cannot be modelled with CSDF, since CSDF can only describe repetitive
execution patterns.
This last example illustrates the reason why we did not choose CSDF to describe the
behaviour of our system. A limited subset of our presented configuration paradigm
could be modelled using CSDF, however, as we show in the later chapters of this
thesis, we in particular rely on initial states to configure our architecture, hence we
cannot use CSDF.
4.2.3 Global view
While the (extended) local view defines everything that happens inside a core, the
global flow of data is out of the core’s scope. A core only has the notion that an
input can come from an external source, e.g. another core or an external input, but
precisely from where is irrelevant for the core. Consequently, for the flow of data a
global dataflow scheme is required, i.e. the global view.
On the conceptual level, the global view defines the communication dependencies
in the dataflow graph representing the DSP algorithm. On the architectural level,
the global view defines the global flow of data within the array, i.e. which cores
communicate with each other. The actual data transmissions are managed by the
routing logic in the array.
The global view is illustrated in Figure 4.8. In this example, four cores (C00 to C11)
communicate using the destination core’s relative position and the identifier of the
destination core’s inputs. To indicate the relative position, cardinal directions are
used, i.e. if a core wants to send data to it’s right neighbour, the direction would be
east, to send data to the left neighbour, it would be west.
For example, C00 is sending a token to input 0 of C10 by annotating (E , 0) to the
token (since C10 is east of C00) and C01 is sending a token to input 1 of C10 by
annotating (NE , 1) to the token since the relative position of C10 to C01 is north
east.
C00 C10
C01 C11
(E,0) 0
(NE,1)
1
(S,0)
0
(E,1) 1
(S,0)
0
Figure 4.8 – Global view
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4.3 Conclusions
In this chapter we presented the conceptual basis for the presented system. As
explained in Chapter 1, a key motivation and requirement for our system was pro-
grammability. That means, our focus was on the development of a programming
and configuration paradigm that can be used to implement DSP streaming appli-
cations containing a large degree of instruction-level parallelism.
We consider DSP applications to be composed of two views: The (extended) local
view, which represents everything that happens within one core, and the global
view, which represents the flow of data through the array. For our programming
paradigm we adopted principles from dataflow and finite state machine (FSM)
notations.
The FSM notation allows us to add control to the nodes and to iterate through
successive states and hence (for example) define initial tokens or feedback loops.
By extending pure dataflow notation with finite state machines, we can switch
between dataflow graphs and hence also express initial states, which cannot be
expressed by e.g. CSDF. The dataflow principle, especially the firing rule, allows
us to look at each node in the graph individually without the need for an explicit
global synchronisation mechanism.

Chapter 5
Architecture
Abstract – In this chapter, we present the proposed architecture, developed
to efficiently execute streaming algorithms. First, we motivate our design
choices and give a list of requirements. Then, the separate components of
the architecture are presented. We illustrate how the programming paradigm,
presented in the previous chapter, is applied to the architecture. We finish
the chapter with an example on how a concrete algorithm is executed on the
architecture, using the proposed programming paradigm.
5.1 Overview and goal
The presented architecture is targeted at streaming algorithms that contain a large
degree of fine-grained parallelism. Those algorithms usually have a regular struc-
ture. Examples are matrix manipulations and filter operations that are common in
audio and video processing. The parallelism available in those kind of algorithms
is on a low level, i.e. on the instruction level. Usually, the elementary computations
in those algorithms are simple, for example additions or multiplications.
The presented architecture belongs to the class of coarse-grained reconfigurable
arrays (CGRA), that were already introduced in Chapter 2. A number of small,
configurable cores are interconnected to form a reconfigurable array. Each core
by itself has very limited functionality and processing power, but the complete
array possesses a large amount of computing power that can be used to execute
algorithms with a large degree of fine-grained parallelism. The array is regular and
thus easily extendable and configurable in size.
Each of the cores in the architecture follows the dataflow principles. That means,
the execution mechanism is inspired by dataflow firing rules, i.e. as soon as all the
Major parts of this chapter have been published in [AN:1, 2]
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required operands for the current operation have arrived, the operation is executed
and a result is produced. The programming paradigm for the cores follows the
paradigm presented in Chapter 4.
5.2 Implementation
The complete architecture was implemented using CλaSH. By using CλaSH, the
architecture was implemented on a high level of abstraction. Furthermore, the
Haskell interpreter can be used as simulation environment which can speed up
simulation times significantly compared to a simulation of pure VHDL code.
Not only the architecture, but also the remaining parts of the complete framework,
i.e. the programming language, the compiler and the simulation environment, are
implemented using Haskell. In the next chapter we will demonstrate the working
principle and the implementation of the programming language and the compiler
for our architecture.
By using one language for the complete design process, it is not necessary to switch
between different design environments, or languages, which is common in the
currently used design approaches. Additionally, the datatypes which we define for
our architecture are the same as used by the compiler.
5.3 General principles
We base our architecture on streaming and dataflow principles. The target algo-
rithms are streaming algorithms that contain a large degree of parallelism and
simple elementary operations.
Furthermore, we assume that input data is provided as a streamof tokens. Therefore,
the firing rule from dataflow is very well suited as executionmechanism of the cores
in the architecture. In the cores, no program counter is required, since the execution
is triggered by the arrival of data. When, for some reason, data is delayed, it does
not affect the functionality of the core, since the firing rule can handle delayed data.
5.4 Architecture - hardware
Figure 5.1 shows the top level of the proposed architecture. The blocks denoted
C00⋯C33 represent simple reconfigurable cores. Each core includes a function unit,
a local register file, and a small program memory. The cores are interconnected by
means of local nearest neighbour connections. In addition to that, external data
can be provided by either a broadcast input (denoted b) which is connected to
each core, or by two local inputs per core (denoted e). The external inputs come
from the external world, i.e. in an actual hardware implementation, they would
be connected to pins. For our simulations, they are connected to the testbench.
Finally, all cores have a configuration input (denoted c).
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C00 C10 C20 C30
C01 C11 C21 C31
C02 C12 C22 C32
C03 C13 C23 C33
e e
c
e e
c
e e
c
e e
c
e e
c
e e
c
e e
c
e e
c
e e
c
e e
c
e e
c
e e
c
e e
c
e e
c
e e
c
e e
c
b
Figure 5.1 – Architecture
Thecomplete architecturewas implemented usingCλaSH. In the following sections,
we will explain all the parts of the architecture in detail. Furthermore, we will
include a number of code snippets to illustrate the implementation in CλaSH.
5.4.1 Requirements
The presented architecture was designed to execute regular streaming DSP applica-
tions, like matrix manipulations or filtering operations. Based on the target appli-
cation domain, certain requirements for the architecture were identified:
1. The target applications have a regular structure where data is sent from
one operator to the next. Based on that, our architecture also has a regular
structure. That means, the cores are interconnected with nearest neighbour
communications using local links (although also other interconnection struc-
tures could be used).
2. Each core only needs limited functionality, i.e. simple mathematical op-
erations like additions and multiplications are sufficient for the targeted
application domain. More complex operations can be composed with com-
binations of these operations.
3. To quickly reconfigure the cores, each core is equipped with a separate con-
figuration input (c). This configuration input can be used to directly send a
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new configuration to a core. In theory, (re)configuration could be done in
parallel to normal execution, although this is not shown in this thesis.
4. In the target DSP applications, it is often required to broadcast input signals.
Therefore, the architecture is equipped with a broadcast input (b) that can
be used to send an input to (a subset of) all cores simultaneously.
5.4.2 Interconnect
Figure 5.2 shows a close-up of one core of the array shown in Figure 5.1 with a focus
on the connectivity.
n
N
n
NE
n E
n
SE
n
S
n
SW
nW
n
NW
e e
c
b
point to point
external
configuration
Figure 5.2 – Connections of one core
Each core is connected to its direct neighbours via point-to-point links, indicated
by the continuous lines, labelled n. The relative position of the nearest neighbours
is specified using compass directions, i.e. N, NE, E ... The nearest neighbour con-
nections enable each core to directly communicate with its eight direct neighbours
to support locality of reference, which is important for energy efficiency [72]. The
reason to connect each core to its eight direct neighbours instead of only four is to
provide greater flexibility when algorithms are mapped to the array.
Furthermore, external input signals are available to each core. Those inputs are
represented by the dotted lines. Each core is connected to a global broadcast input,
labelled b, that can be used to stream data to (a subset of) all cores simultaneously.
Besides the broadcast input, each core has two additional external inputs, labelled e.
These inputs are connected to the input pins of the cores and are used to provide a
core with individual input data.
To program the cores, each core has a configuration input, represented by the dashed
line, labelled c.
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5.4.3 Number datatypes
As explained in Section 3.2.1, the bitwidth of numbers has to be defined in CλaSH.
In Listing 5.1, we show the definitions for the number types in our architecture. First,
we define in lines 1 and 2 that a Word contains 16 bits and is a signed integer. Since
we support both integer and fixed point numbers in our architecture, a tag NumType
to identify the number type is defined in line 4. NumType can either have the value
NUM, which indicates an integer, or FP, which indicates a fixed point number. Line 5
defines a number type that includes the tag. Line 7 defines a type named Operand
which is used as standard operand type in our architecture. In our architecture,
the standard operand type is the previously defined Number, i.e. the number-type
identifier followed by the actual data. Finally, line 9 defines an operand tokens that
indicates whether a current operand contains valid data or not by using Haskell’s
Maybe datatype. An instance of type OpToken can either have the value Just
a where a is of type operand and contains a valid operand, or Nothing which
indicates that no valid data is available. The Maybe type corresponds to a valid bit.
1type WordLength = D16
2type Word = Signed WordLength
3
4data NumType = FP | NUM
5type Number = (NumType,Word)
6
7type Operand = Number
8
9type OpToken = Maybe Operand
Listing 5.1 – Definition of important datatypes
5.4.4 Core
Figure 5.3 shows the internal details of one core. It consists of five main elements:
the ALU, a small register file (REG), the program memory (PMEM), the internal
state of the core (CoreS) and the block denoted firing_rule, which implements the
previously introduced firing rule from dataflow, i.e. it checks whether the required
operands for the current operations are available. Together with the programmem-
ory, the firing rule represents the local control of the core. Additionally, an input
buffer is present at the input of the core, which manages the incoming data streams
from other cores and the external inputs. A black line indicates a data line, a grey
line represents a control signal. In the following sections, each of these elements
will be presented in more detail.
The input signals follow the same scheme as used in Figure 5.2, i.e. the inputs
from neighbouring cores are represented by continuous lines, the external inputs
are represented by dotted lines, and the configuration input is represented by the
dashed line.
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ALU
in1 in2opc
Input Buffer
n
⋯
b e e
REG
PMEM CoreS
firing_rule
c
Figure 5.3 – Detailed core
Core state
The configuration principle of the presented architecture follows the programming
paradigm that was presented in Chapter 4. Each core is configured using a finite
state machine (FSM), where each state is defined by a dataflow actor defining the
current behaviour of the core.
In the state of the core (CoreS), two properties are stored: The current FSM state
which the core is in, and the current iteration of that state. The state of the core is
used to control the program memory, as explained in the following section.
The definition of the state of the core is as follows:
type CoreS = ( SIndex , Iterations )
SIndex hereby refers to the current index of the program memory, i.e. the state
of the FSM, Iterations denotes the number of iterations already executed in the
current state. When a new state is entered, the iteration count is reset, the counting
of iterations in the new state starts at zero.
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Program memory
The program memory, labelled PMEM, stores the configuration of a core. It is
implemented to support the programming paradigm presented in Section 4, i.e.
that each core in the architecture is programmed using a finite state machine where
each state is defined as a dataflow actor.
Figure 5.4 is an illustration of the working principle of the program memory. Its
main element is the storage for the actual configurations. This storage represents
the finite state machine which was explained in Section 4.2.2, i.e. the extended
local view. Each entry in the storage pointed to by SIndex represents a state in the
configuration state machine, i.e. the local view as explained in Section 4.2.1.
PMemS
0 1 2 N
handle new
configuration
⋯
control
current config
new config
Figure 5.4 – ProgramMemory
The program memory has two inputs: One which carries new configuration data,
denoted new config in Figure 5.4. In Figure 5.3, this input is represented by the
dashed input denoted c. The other input to the programmemory is a control input,
denoted control. The control input is, as shown in Figure 5.3, the current state of
the core CoreS. As explained in the previous section, CoreS contains the current
state of the FSM SIndex and the current iteration Iterations. PMemS contains the
actual configurations, i.e. the local views. The output of the program memory is
the current configuration, i.e. the current dataflow actor (the local view), hence the
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configuration which the core is supposed to execute in the current clock cycle.
The program memory is implemented as Haskell datatype. The definition is as
follows:
type PMemS = Vector PMemL PMemEntry
PMemS defines the content of the programmemory, i.e. the storage for the configura-
tions. PMemS is a vector of length PMemL of configuration entries of type PMemEntry,
i.e. a vector of local views as introduced in Chapter 4.2.1.
PMemEntry defines the actual datatype for one configuration, i.e. for a local view.
The implementation is shown in Listing 5.2. The definition of PMemEntry follows
the scheme presented in Section 4.2. In Figure 5.5, the relation between the local
view as presented and the definition of PMemEntry is shown
1type PMemEntry =
2( OpCode -- defines opcode
3, Source -- source of left input
4, Source -- source of right input
5, Store -- store result in regfile
6, OutToken -- produce output token
7, Destinations -- destinations of result token
8, Iterations -- number of iterations in current state
9, SIndex -- next state
10)
Listing 5.2 – Definition of a program memory entry
The left part of the image, i.e. the items OpCode to Destinations represent the local
view, i.e. one stage in the configuration FSM. The right part of the image, i.e. the
items Iterations and SIndex represent the extended local view, i.e. the transition
conditions between the configuration FSM stages.
OpCode defines the opcode, i.e. the current operation. Possible values for the
OpCode are defined by the functionality of the ALU. Source defines where the
current input comes from. As explained in Chapter 4.2.1, the source can either
be the EXternal input j, a Constant value y, or a value stored at Register x inside
the REG module of the core. Store defines whether the result should be stored
in the core’s register file. The format is a boolean, indicating whether it should be
stored, followed by the index of the register file. OutToken defines whether an out-
put token is produced. The possible values are either High, indicating that a token
is produced, or Low, indicating that no token is produced. Destinations defines
the destination address(es) of the outgoing token. Hereby, the relative position of
the destination core is used, i.e. the compass directions. Iterations defines the
number of required iterations in the current state. SIndex denotes the index of the
next state.
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OP
OpCode
Source
Source
Store
OutToken
Destinations
Iterations
SIndex
OP
OP
< j
= j
Figure 5.5 – Relation of the local view and the extended local view to the programmemory
In Section 5.5, we will give an example configuration to illustrate the working prin-
ciple of the program memory. In Table C.1 in Appendix C, a more elaborate expla-
nation on the datatypes is given.
Listing 5.3 shows the implementation of the program memory in CλaSH. In line
1, the input and output signals are defined. s and s’ are the current and new
state, respectively. i is the input to the program memory and out is the output of
the program memory. In line 3, the input is split into the separate input signals:
new_config and control, as shown in Figure 5.4. In line 4, new_config is then
further split into its elements, the tuple (np,ni,p). np is a status bit indicating
whether a new configuration is available, ni is the index of the new configuration
and p contains the new configuration itself. control is the current state of the core,
i.e. the current state of the state machine. In line 5, the output of the programmem-
ory is determined. Since the program memory itself is a vector of configurations,
as explained before, the output is the vector element indexed by the current state
of the core s!control, i.e. the current configuration. In lines 6 and 7, the state of
the programmemory is updated. The case in line 6 represents the case that no new
configuration has arrived, the state thus remains the same. In line 7, the program
memory is updated with a new configuration. Hereby, the CλaSH specific function
vreplace is used to replace the vector s at index ni with the entry p.
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1pmem s i = (s’,out)
2where
3(new_config,control) = i
4(np,ni,p) = new_config
5out = s!control
6s’ | np == Low = s
7| otherwise = vreplace s ni p
Listing 5.3 – Implementation of the program memory in CλaSH
During normal operation, in each clock cycle, the current configuration of the core
is determined and extracted as follows:
1(ps’,curr_p) = pmem ps pi
2(opc,source1,source2,store,outT,dest,it,sIndex) = curr_p
Listing 5.4 – Current configuration
In line 1, the current entry of the program memory is extracted as explained in the
previous paragraph and Listing 5.3. In line 2, the separate elements of the current
configuration are extracted. The current configuration is of type PMemEntry, the
identifiers of its components resemble their respective function, which was shown
in Figure 5.5. The first component in curr_p with the name opc hence represents
the OpCode, the second and third componentswith the names source1 and source
2 correspond to the Source of the two inputs, and similarly for the remaining
components.
Input buffer
At the input of the core, the incoming signals are connected to an input buffer.
The input buffer consists of an array of FIFO buffers. The width of the array is
configured during design time. In the current prototype of the architecture we
defined the width to be four as a trade-off between flexibility and complexity. A
detailed schematic of the input buffer is shown in Figure 5.6.
In total, the input buffer has 11 data inputs:
» (up to) eight inputs from the neighbouring cores (depending on where in
the array the core is located)
» the broadcast input
» two external inputs
Each incoming data token which arrives at the input buffer carries information
to which port, i.e. FIFO in the input buffer, it should be sent. This information is
transferred to the multiplexer at the input of the buffer (represented by in_ctrl in
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Figure 5.6 – Input Buffer
Figure 5.6) which then sends the data token to the respective FIFO. Since there is
no explicit hardware support to resolve conflicts, i.e. when two inputs want to write
to the same entry in the buffer in the same clock cycle, the compiler has to ensure
that this case cannot occur.
The output width of the input buffer, i.e. the number of inputs to the actual core, is
set to two. This means that two words can be read from the input buffer simultane-
ously. This is because the ALU supports only binary operations. The multiplexer at
the output of the input buffer is controlled by the signal out_ctrl, which is generated
by the core the input buffer is connected to and depends on the current entry of
the program memory.
ALU
Themain computational element of the core is theALU. The ALU is responsible for
the mathematical operations of the core. It has three inputs: the two operands in1
and in2 and a control input opc which carries the opcode, i.e. defines the operation.
The bitwidth of the input operands and the output is the same and is defined at
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design time, refer Section 5.4.3. The ALU can handle both fixed point and integer
operations.
In Figure 5.7, a schematic view of the ALU is shown. At the top, the operands in1
and in2 are shown. At the left, the control input opc is provided. Listing 5.5 shows
the actual implementation in CλaSH.The two operands are sent to the operational
modules in the ALU, the opcode determines which function unit output is used as
the result for the current operation.
Please note that the ALU does not have any status bits to check for error states like
division by zero or overflow. This is a design choice since it is not desirable to propa-
gate an error state throughout a dataflow program. It is assumed that the input DSP
application graph is error-free, i.e. no faulty operations are executed in the ALU.
For example, in most DSP algorithms an overflow leads to a result representing the
minimum or maximum representable value of the integer or fixed point range. In
streaming DSP algorithms, there is usually no time to handle exceptions as the next
sample is coming in and cannot be delayed.
add_fpmul_fp ⋯
⋯
in1 in2
opc
⋯⋯
fp_alu
Figure 5.7 – ALU
1fp_alu :: OpCode → Number → Number → Number
2fp_alu opc in1 in2 = res
3where
4res = case opc of
5MUL → mul_fp in1 in2
6ADD → add_fp in1 in2
7...
Listing 5.5 – Implementation of the ALU
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Both integers and fixed point numbers are supported in the architecture. Each sup-
ported mathematical operation is implemented as a separate component, i.e. one
adder, one multiplier, and so on. In each component, the respective mathematical
operation is implemented for integer and fixed point numbers. The operations for
fixed point numbers are implemented using standard mathematical operations and
the required shift operations. As an example, the implementation of the fixed point
adder and the fixed point multiplier are provided in Appendix B.
Local memory
In each core, a register file, denoted REG in Figure 5.3, is available to store inter-
mediate data. The number of write and read ports is parameterised during design
time. The current prototype of our architecture has one write port and two read
ports.
The number of write ports was determined as follows: the ALU produces one (or
none) result token per clock cycle. This token can be stored in the register file.
The number of read ports is based on the following analysis: The ALU operates
on two tokens per clock cycle. Thus, a maximum of two tokens might be required
from the register file per clock cycle. Hence, the number of read ports is set to two.
regfile
0 1 2 N
⋯
in_ctrl
out_ctrl
dout
/2
din
Figure 5.8 – Register File
Figure 5.8 shows a schematic view of the register file. On the left, the data inputs
din are provided, and the control input in_ctrl. Depending on the control signal,
the register file is updated with the input data. At the output of the register file, a
control signal out_ctrl determines the current output signals of the register file. The
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control signals, i.e. in_ctrl and out_ctrl are generated by the core and depend on
the current entry of the program memory.
Control
In Figure 5.9, a schematic view of the control to update the different parts of the
internal core state is shown. The control of the different components in the core
is implemented per component, and not as a central control instance. Hence, in
Figure 5.3, no central control component is shown. The control logic presented in
this section is thus the combined control logic of all components in the core.
In each clock cycle, the internal core state itself is updated, which consists of the
following components:
» the core state CoreS, i.e. the current iteration and current state in the con-
figuration FSM
» the content of the register file
» the content of the input buffer
determine operands
firing rule OK?
update Register update Input Bufferupdater Core State
no yes
Figure 5.9 – Core Control
The first step in the control process is to determine the operands that are sent to
the ALU together with the current opcode as defined in the current configuration.
The implementation is shown in Listing 5.6.
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In lines 1 to 3, the function get_op to determine the correct operand according to
the current configuration is defined. The current operand is determined depend-
ing on whether it is an external input (line 1), a constant value from the program
memory (line 2) or a value stored in the register file (line 3). The first argument a
indicates whether it is the left or right input of the ALU. ib_out is the output of
the input buffer, ro is the output of the register file.
In lines 5 and 6, the function get_op is called for the left (line 5) and right (line 6)
input. source1 and source2 are the current configurations for the left and right
input of the ALU, respectively, as shown in Listing 5.4
1get_op a (EX _) = ib_out!a
2get_op _ (C x) = Just x
3get_op a (R _) = ro!a
4
5op1 = get_op 0 source1
6op2 = get_op 1 source2
Listing 5.6 – Determine the current operands
As soon as the current operands are determined, the firing rule can be applied. That
means, it has to be checked whether the current operands satisfy the firing rule, i.e.
they contain a valid value and are not Nothing. In the current implementation of
the architecture, each operation requires two operands, hence both operands have
to contain a valid value for the firing rule to be satisfied. The implementation is
shown in Listing 5.7.
1firing_rule_satisfied = (op1 /= Nothing) && (op2 /= Nothing)
Listing 5.7 – Firing rule
Theupdate of the content of the register file and the input buffer is performed in the
register file and input buffer directly, as explained earlier in the respective sections.
The update of the core state, i.e. the current number of iterations ii and stage
is, is implemented as shown in Listing 5.8. Three cases are possible: Either, the
firing rule is not satisfied (line 2), in that case the core state remains unchanged. Or,
the firing rule is satisfied, but the current number of iteration has not yet reached
the maximum number of iterations required in the current state (line 3). Then,
the number of iterations is increased by one, but the FSM state remains the same.
Or, the number of iterations in the current FSM state has reached the required
maximum, in that case, the current number of iterations is reset to zero and the
FSM state is set to the next state sIndex according to the current configuration
(line 4). sIndex is hereby the next state according to the current configuration
as explained in Listing 5.4. That means, the core transits to the next state in its
configuration FSM.
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1(ii’,si’)
2| not firing_rule_satisfied = ( ii , si )
3| ii < (it-1) = ( ii+1 , si )
4| otherwise = ( 0 , sIndex )
Listing 5.8 – Update Internal Core State
5.5 Example of a configuration
In this section, we will explain how the programming paradigm explained in Chap-
ter 4 is applied to the presented architecture. In the following chapters, we will
show more elaborate examples and also the automatic code generation.
For illustration, we use the example of a pipelined multiply-accumulate (mac)
operation on data streams. The mac operation on the streams x and y is defined as
follows:
mac(x, y) = N∑
i=0 x i y i = x0 y0 + x1 y1 + x2 y2 +⋯ + xN yN (5.1)
For illustration purposes the mac operation is implemented in a pipelined fashion
on one core using separate stages for the multiplication and addition. The imple-
mentation of the complete mac operation requires three stages, of which the first
one is an initial stage, i.e. only for the first input sample. In Figure 5.10(a), the
configuration is shown, in Figures 5.10(b)-5.10(d), the corresponding execution on
the core is shown.
The first stage is labelled S0, which corresponds to Figure 5.10(b). Here, the two
external inputs (x0 and y0 from Equation 5.1) are multiplied. The result is stored
in the register file at R0 and sent out of the core. Following, the stage S1, which
corresponds to Figure 5.10(c), is executed, which represents a multiplication of x1
and y1. The result of this multiplication is stored in R1. The final stage S2, shown
in Figure 5.10(d), performs an addition on the results of the states S0 and S1 and
stores the result in the register file at position R0 and sends a result token out of the
core. From here on, the core alternates between the stages S1 and S2.
The thick red lines in Figures 5.10(b)-5.10(d) indicate the current configuration.
That means, in the first stage, the external inputs are the data inputs to the ALU,
and the result is stored in the register file, but also sent out of the core. In stage S1,
the external inputs are again the inputs to the ALU, the result is stored at position
R1 of the register file, but no token is produced at the output. In stage S2, the data
inputs to the ALU are sent from the register file (registers R0 and R1), the result is
stored back in the register file at position R0 and a token is produced on the output.
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R0
i < 1
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EX0 EX1
R1
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R0 R1
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i < 1
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i = 1
i = 1
S0 S1 S2
Tn Tn+1
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(a) Configuration
ALU
∗
REG
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(b) S0
ALU
∗
REG
PMEM
(c) S1
ALU
+
REG
PMEM
(d) S2
Figure 5.10 – Implementation of a mac operation on one core
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The configuration code following our programming paradigm is shown in Table 5.1.
The table entries represent the fields of the program memory as presented in Fig-
ure 5.5, the fields Destinations is omitted since the mac algorithm is executed
on one core.
opCode source1 source2 store outToken iterations sIndex
MUL EX0 EX1 True 0 High 1 1
MUL EX0 EX1 True 1 High 1 2
ADD R0 R1 True 0 High 1 1
Table 5.1 – Configuration of the MAC
For further illustration, we included Table 5.2 that shows a concrete execution of
the mac algorithm on our architecture including concrete values. The two inputs
x and y are stream inputs, i.e. they supply a continuous stream of input data. For
illustration purposes, we only show the first seven cycles, and demonstrate what
output is produced in which cycle, and also which values are stored in the register
file. For input and output, the datatype OpToken as defined in 5.1 is used to distin-
guish between valid and invalid data. A − in Table 5.2 represents an invalid value,
i.e. Nothing. A number x represents valid data, i.e. Just x.
The inputs are as follows:
x = [1, 3, 5, 7,⋯]
y = [2, 4, 6, 8,⋯]
The left part of the table shows the controls of the architecture and corresponds
to the configuration as stored in the program memory (refer Figure 5.5), the right
part of the table shows the actual values. The table is read as follows:
» the column time indicates the current time step
» the columns s1 and s2 represent the current input sources
» the column opC the current opcode, i.e. the mathematical operation
» the column store indicates where the result should be stored in the register
file
» the column outT determines whether an output token is produced
» the column currS denotes the current stage
» the columns x and y represent the current input values
» the columns R0 and R1 show the current values in the register file
» the column res shows the value of the current result token that is sent out
of the core
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time s1 opC s2 store outT currS x y R0 R1 res
T0 x0 ∗ y0 R0 True S0 1 2 2 0 2
T1 x1 ∗ y1 R1 False S1 3 4 2 12 -
T2 R0 + R1 R0 True S2 - - 14 12 14
T3 x2 ∗ y2 R1 False S1 5 6 14 30 -
T4 R0 + R1 R0 True S2 - - 44 30 44
T5 x3 ∗ y3 R1 False S1 7 8 44 56 -
T6 R0 + R1 R0 True S2 - - 100 56 100
Table 5.2 – Execution of the mac on the architecture
5.6 Design decisions
In this section, we will present a summary on the important design decisions that
we made during the implementation of the architecture.
The ALU in the cores has two inputs and one output. In the prototype implementa-
tion presented in this thesis, we only support binary operations, i.e. simple mathe-
matical operations with two inputs. This is not a real restriction, since the ALU can
be extended to support more inputs, this however would complicate the design at
the cost of more silicon area.
The operands are currently 16 bit numbers, since most DSP algorithms operate on
16 bit numbers. However, the bit width of the architecture can easily be changed
by modifying a parameter in the configuration of the architecture. Also, floating
point numbers are theoretically possible, for that, the ALU has to be extended by a
floating point module.
All operations in the ALU currently only take one clock cycle. This is because the
operations that the ALU currently supports are simple enough to only take one
clock cycle. However, the ALU could be extended to support operations that take
multiple clock cycles, if desired.
The cores have a separate configuration input each. This was done to be able to
configure all cores in parallel. If desired, the configuration input can be connected
to a common configuration bus, and the configuration could be sent via the bus
along with the address of the destination core.
The input buffer contains four FIFOs. This is a trade-off between flexibility and
area. The more FIFOs, the more area is required. For our sample applications, the
flexibility of four FIFOs was sufficient.
The cores are interconnected using nearest neighbour connections. This was easy
to realise, and routing becomes very simple. If desired, other networks could be
used as well, for example a network-on-chip.
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5.7 Synthesis results
As a proof of concept, we performed a synthesis of theVHDL code thatwas automat-
ically generated by CλaSH for an array of a 4x4 cores. We succeeded to synthesise
the design for a Xilinx Virtex 7 FPGA ¹. Approximately 40 % of the Slice LUTs were
used. The maximum clock frequency was 48 MHz. The detailed synthesis results
can be found below.
Device utilization summary:
---------------------------
Selected Device : 7vx1140tflg1930-2
Slice Logic Utilization:
Number of Slice Registers: 75456 out of 1424000 5%
Number of Slice LUTs: 313681 out of 712000 44%
Number used as Logic: 313681 out of 712000 44%
Slice Logic Distribution:
Number of LUT Flip Flop pairs used: 389137
Number with an unused Flip Flop: 313681 out of 389137 80%
Number with an unused LUT: 75456 out of 389137 19%
Number of fully used LUT-FF pairs: 0 out of 389137 0%
Number of unique control sets: 1
Since this is a proof of concept design, the resulting hardware is not very efficient
yet. Careful analysis of the synthesis results would be required to improve the
generated hardware.
5.8 Conclusions
In this section, we presented our architecture: a reconfigurable array consisting of
simple independent computing cores. The cores contain a functional unit, a register
file, a program memory and control logic. The cores are interconnected using
point-to-point links to the direct neighbours. The cores are designed according
to the dataflow principle. The complete array is configured using a combination
of dataflow, more specifically the firing rule, and finite state machine principles
as presented in Chapter 4. We demonstrated the configuration principles using a
multiply-accumulate (mac) operation and showed how the cores are configured
and how the actual execution on the core is performed.
17vx1140tflg1930-2
Chapter 6
Programming Language and
Compiler
Abstract – In this chapter, we present the specification of the programming
language targeted at the architecture introduced in Chapter 5. Similar to the ar-
chitecture and the programming principle, we base the programming language
on dataflow principles. The two main principles we use are the firing rule
and the representation of a program as a dataflow graph. With the presented
programming language, algorithms can be implemented as dataflow graphs,
i.e. by describing the dependencies between operations. We demonstrate the
complete compiler flow and illustrate the different steps during the compilation
process.
6.1 Introduction
Both the programming language and the compiler were designed using Haskell.
With Haskell, it is possible for a programmer to describe an algorithm in terms
of its dependencies, i.e. structure. That means, data dependencies and regular
structures in algorithms can easily be expressed as we will demonstrate later in this
chapter. Furthermore, it enables us to stay within one design environment for the
complete design process. In Chapter 5, we showed that also the proposed architec-
ture was implemented using Haskell, in this chapter we show the implementation
of the programming language and the compiler using Haskell. By using one design
environment for the complete design process, the same definitions for data types
and control structures can be used in both the design of the architecture and the
programming language and compiler.
Major parts of this chapter have been published in [AN:2, 3]
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The programming language itself is designed as an embedded domain specific lan-
guage (EDSL) inside Haskell. A domain specific language (DSL) is a language de-
signed for a specific domain or purpose. An embeddedDSL is then aDSL embedded
in a general purpose host language, with the advantage that (a subset of) the features
and syntax of the host language can be used.
The proposed language is designed to be used with the previously presented archi-
tecture. Algorithms can be specified using the herein presented language, and then
the herein presented compiler generates a configuration for the architecture to exe-
cute the algorithm. To generate the correct configuration, a set of transformation
rules has been defined. To map the algorithm on the architecture, we use simu-
lated annealing [8], which is a commonly used optimisation heuristics for mapping
algorithms [15, 49].
As already presented in Chapter 3, we use the Haskell interpreter GHCi as design
environment.
6.2 The grammar
The proposed programming language was implemented as a recursive datatype in
Haskell [36, 67]. Thus, the language is available as an Embedded Domain Specific
Language (EDSL) inHaskell. Therefore, algorithms can be implemented directly us-
ing Haskell. The grammar for the EDSL is based on the operations which the cores
in the architecture can execute, i.e. simple binary operations likemultiplication and
addition. The grammar can easily be extended to more elaborate operations, based
on what the ALU in the architecture supports. Furthermore, a notation for delays
and feedback loops to the same node is supported, which are common constructs
in DSP algorithms.
We will be using the previously introduced number types to support both fixed
point and integer numbers. The definition for a Number, as explained in Sec-
tion 5.4.3 in Chapter 5, was as follows:
type Number = (NumType,Word)
NumType can have either the value NUM, which indicates an integer, or FP, which
indicates a fixed point number.
Listing 6.1 shows the implementation of the EDSL. The constructors are explained
in the remainder of this section in more detail.
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1data Expr = Const Number
2| Input String
3| Op OpCode Expr Expr
4| DELAYED Expr
5| PREV_RES
6
7data OpCode = ADD | MUL | SUB
Listing 6.1 – recursive EDSL definition for an expression
In this thesis, we target DSP algorithms that can be represented as a graph. Hence,
implementing an algorithm using the proposed EDSL means constructing the cor-
responding graph using the constructors defined by the EDSL. In the following, we
will explain which constructors the EDSL provides and how they can be used to
implement graphs. Any graph that has been constructed using the EDSL, has the
type Expr.
In order to implement a certain algorithm, a designer would have to use the con-
structors defined by the EDSL. For example, to implement an addition of two con-
stant numbers 1 and 2, the following would be specified:
Op ADD (Const (NUM,1)) (Const (NUM,2))
Since this is a cumbersome and non-intuitive way of specifying operations, the
operations of the EDSL (i.e. the ones specified by the OpCode) are being defined
for normal Haskell operations by making Expr an instance of the type class Num.
The implementation is shown in Listing 6.2 in lines 2 to 4 where the definitions for
addition, multiplication and subtraction are given. In line 5, the definitions how to
convert an integer into the Expr is given, in lines 7 and 8, an instance for fractional
numbers is created to handle fixed point representations.
1instance Num Expr where
2x + y = Op ADD x y
3x * y = Op MUL x y
4x - y = Op SUB x y
5fromInteger x = Const (NUM,fromIntegral x)
6
7instance Fractional Expr where
8fromRational x = Const (double2FP $ fromRational x)
Listing 6.2 – recursive EDSL definition for an expression
Now, a designer can specify the addition of two constant numbers 1 and 2 by simply
writing down
1 + 2
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This expression is then automatically converted to
Op ADD (Const (NUM,1)) (Const (NUM,2))
6.2.1 The constructors of the EDSL
In this section, the constructors for the EDSL are explained in detail, each construc-
tor is illustrated with an example.
In line 1 of Listing 6.1, the definition how to specify a constant number is given.
First, the constructor Const is used, followed by the actual number, which is of
type Number, i.e. a tag to identify if it is an integer or a fixed point followed by the
actual value. In the example shown in Figure 6.1, the constant integer number 5 is
defined.
Const (NUM,5)
Figure 6.1 – Const (NUM,5)
Line 2 represents an input where the string denotes an input stream. In the example
shown in Figure 6.2, an input stream with identifier “x” is defined. The identifier
of the input stream is used later on by the compiler to map external input signals
to input ports in the architecture.
Line 3 of Listing 6.1 defines an operation. Op is a data constructor in the type Expr
and indicates an operation, and OpCode defines the opcode, i.e. the operation. The
list of supported opcodes is determined by the operations that are supported by the
ALU in the architecture (see Section 5.4.4). After the operation, two operands are
defined that are themselves of type Expr. The example shown in Figure 6.3 shows
a node that performs an addition on the element streamed through the Input ‘‘
x’’ and a constant value 5, i.e. every element in stream “x” is increased by 5. The
implementation of this statement is as follows:
5 + (Input ‘‘x’’)
This is then automatically converted to a representation using the presented gram-
mar:
Op ADD (Const (NUM,5)) (Input ‘‘x’’)
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Input ”x”
Figure 6.2 – Input ‘‘x’’
Op ADD
Const (NUM,5) Input ”x”
Figure 6.3 – 5 + (Input ‘‘x’’)
Line 4 of Listing 6.1 specifies how a delay of one clock cycle is defined. The con-
structor DELAYED hereby indicates the delay, the following expression is then the
expression which is delayed by one clock cycle. The example shown in Figure 6.4
shows an expression x which is delayed by one clock cycle.
The definition in line 5 of Listing 6.1 shows how the result from the previous clock
cycle can be used (i.e. a feedback loop). This constructor cannot be used standalone,
but only in combination with an operation node. The example shown in Figure 6.5
shows a node that performs an addition on the value provided through Input ‘‘
x’’ and the previous result.
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DELAYED
x
delayed x
Figure 6.4 – DELAYED x
Op ADD
Input ”x”
Figure 6.5 – prev_res + (Input ‘‘x’’)
6.2.2 Examples
In Chapter 4, we introduced the proposed programming scheme which is a com-
bination of finite state machines and dataflow actors. Figure 6.6 is a reprint of the
FSM shown in Chapter 4 and is an example of such a combination.
To implement the graph shown in the left state of the state machine in Figure 6.6,
a designer would write:
(Input ‘‘x’’) * (Input ‘‘y’’)
which is automatically converted to:
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i = 2
i = 1
Figure 6.6 – Reprint from Chapter 4 - Extended local view
Op MUL (Input ‘‘x’’) (Input ‘‘y’’)
The right state is implemented as follows:
(Input ‘‘x’’) + (Input ‘‘y’’)
which is automatically converted to:
Op ADD (Input ‘‘x’’) (Input ‘‘y’’)
In the following section, we will illustrate inmore detail how the proposed language
can be used to construct more complex algorithms.
In particular for regular algorithms, higher order functions are very useful. To
implement a simple sum of all elements in a vector, it can be written as follows:
sum_up x = foldl (+) 0 x
For the example shown in Figure 6.7, a vector of length three is used. For this, the
function sum_up has to be applied to an input vector of length three.
Op ADD
Input ”x0”
Const 0 Op MUL
Input ”x1”
Op MUL
Input ”x2”
out
Figure 6.7 – sum_up xs
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Note that the input x to sum_up is of type [Expr], i.e. a list of expressions. The
type of sum_up x itself is also Expr, i.e. it is an expression in our EDSL, as already
explained in the beginning of this section. The call of foldl assigns an Op ADD to
each element of the list of inputs x, the initial value is given by Const 0. This is the
same principle that was used to describe the summation in Section 3.1.2.
6.3 Streaming notation
To implement DSP algorithms, a notation for specifying a chain of operations is
convenient. This corresponds to a streaming pipeline. Consider the case shown
in Figure 6.8. To the left, a stream x is streamed into the system. In the first stage,
kernel1 performs its computation on x, then kernel2 executes on the output of
kernel1 and finally kernel3 is applied to the output of kernel2. In our compiler,
we implemented a function that supports this streaming notation:
a ▸ f = f a
An argument a is streamed to the function f by using the notation ▸ . Then, the
function f is applied to the argument a. A usecase example is shown in Listing 6.3
where a digital down converter (DCC) is implemented. In lines 1 to 3, the kernels
are defined. fir4 represents a 4 tap FIR filter, dc is a down converter and fir16 is
16 tap FIR filter. In line 5, an implementation of the streaming pipeline shown in
Figure 6.9 using the streaming notation is presented.
kernel1x kernel2 kernel3 out
Figure 6.8 – Implementation of a streaming pipeline
1kernel1 x = fir4 x
2kernel2 x = dc x
3kernel3 x = fir16 x
4
5stream1 x = x ▸ kernel1 ▸ kernel2 ▸ kernel3
Listing 6.3 – Implementation of a streaming pipeline
6.4 The abstract syntax tree
When we call the previously defined function sum_up with a concrete input vector
in GHCi, the expression tree is then automatically displayed:
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Figure 6.9 – Graphical representation of the implemented streaming pipeline
ghci> sum_up [Input "x0",Input "x1",Input "x2",Input "x3"]
ghci> Op ADD
(Op ADD
(Op ADD
(Op ADD (Const 0) (Input "x0"))
(Input "x1"))
(Input "x2"))
(Input "x3")
This demonstrates that when an EDSL is implemented in Haskell, the parser is “for
free”, meaning that a value of type Expr is already the abstract syntax tree (AST) of
the expression that was specified.
However, one issue remains with this approach: when the algorithm contains feed-
back loops, an automatic extraction of the AST is not possible. Consider the ex-
pression in Listing 6.4, where a graphical representation is given in Figure 6.10.
1floop x = add0
2where
3add0 = x + (DELAYED add1)
4add1 = add0 + 1
Listing 6.4 – Implementation of a simple feedback loop
Op ADDx
delay Op ADD 1
add0
add1
DELAYED add1
Figure 6.10 – Structure of floop
When the expression floop is called in the Haskell interpreter to display the AST,
the following is observed:
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ghci> floop (Input "x")
ghci> Op ADD (Input "x") (DELAYED (Op ADD (Op ADD (Input "x")
(DELAYED (Op ADD (Op ADD (Input "x") (DELAYED (Op ADD (Op ADD
(Input "x") (DELAYED (Op ADD (Op ADD (Input "x") ....
The Haskell interpreter tries to unroll the expression and thus goes into an infinite
loop. That makes sense as floop contains a recursive feedback loop.
The infinite loop can be avoided by using the library Reify [7]. Reify provides meth-
ods to automatically convert any recursive data structure, in our case the expression,
into a unique graph. The outcome of the conversion is a list of nodes, each contain-
ing a unique identifier, a constructor and pointer to the inputs.
In order to use Reify for our desired purpose, a number of definitions have to
be provided, i.e. the transformation from the EDSL datatypes to unique Reify-
datatypes. For each constructor in the EDSL, a corresponding constructor for
Reify is defined. Furthermore, a transformation rule is defined. The definitions
for the datatypes are given in Listing D.1, the definitions for the transformations in
Listing D.2, both in Appendix D.
For the presented feedback loop in Listing 6.4, Reify gives us the following result,
which is also displayed in Figure 6.11:
ghci> reifyGraph $ floop (Input "x")
ghci> [ (1,ExprOp ADD 2 3)
, (3,ExprDelayed 4)
, (4,ExprOp ADD 1 5)
, (5,ExprConst 1)
, (2,ExprInput "x")
]
The result is read as follows: The first entry is the unique identifier of the node, then
the operation is specified. Next, the inputs to the node are specified using their
respective identifier. The first entry of the reified graph has the identifier 1 and is
an addition (ExprOp ADD). Its inputs are defined by the entries 2 and 3 which are
the input (ExprInput) and the output of the delay element (ExprDelayed).
At this point, the expression has been converted to a unique graph, which is used
in the following steps by the compiler.
6.5 Mapping to the architecture
To execute the expression on the architecture, each operation node in the AST is
mapped to one core. This is performed using simulated annealing [8], which is a
commonly used algorithm for mapping tasks to processor cores. It is an optimisa-
tion heuristic that finds a solution that in general is close to the global optimum of
a given problem.
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1: ExprOp
ADD
2:ExprInput ”x”
2
3: ExprDelayed
2:
ExprOp
ADD
add0
1
add1
4
DELAYED add1
3
5:ExprConst 1
5
Figure 6.11 – Structure of floop after Reify
The idea behind simulated annealing is based on the physical process of annealing
in metallurgy, which gave the algorithm its name. A material is first heated and
then slowly cooled down, which leads to a structure of the material close to its
thermodynamic optimum. The algorithm behind simulated annealing resembles
that process by introducing a temperature factor, which is slowly decreased during
the run-time of the algorithm.
The result of the simulated annealing algorithm is a mapping of each node in the
algorithm graph to a core in the hardware architecture. The mapping information
is used by the compiler in the next step, the generation of the configuration for each
node.
The current implementation of the mapping maps one node to one core in the archi-
tecture. In case there are more nodes than cores, the simulated annealing algorithm
does not find a solution. In that case, the algorithm can be split up manually in
suitable chunks and each chunk can then be mapped to the architecture.
6.5.1 Simulated annealing
A schematic view of the simulated annealing algorithm is shown in Figure 6.12.
The first step in the algorithm is the generation of an initial solution of the given
problem, for example a complete random solution. For the mapping problem this
corresponds to a randommapping. Then, the cost of this solution is computed. For
the presented mapping, we only consider communication costs, i.e. the distance
between communicating cores. The cost is calculated as follows:
N is the list of nodes in the algorithm graph, C is the list of cores in the architecture
and L is the list of communicating node pairs. M is the current mapping of the
nodes to the cores, i.e. M ∶ N→ C. The assigned mapping of a node s to a core is
M(s).
88
Chapter
6
–
Program
m
ing
Language
and
C
om
piler
initial mappingM
calculate cost(M)
initial temperature T
generate a new mappingM’
calculate cost (M’)
e− cost(M′)−cost(M)T > random(0, 1)?
accept new mappingM’
termination condition met? end
update T
yesno
yesno
Figure 6.12 – Simulated annealing
The distance between two communicating nodes (s, d) is defined as follows:
distM(s),M(d) = ⎧⎪⎪⎨⎪⎪⎩1 if M(s) andM(d) are neighboursmanhattan(M(s),M(d)) otherwise
(6.1)
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The cost of a mappingM is determined as follows:
cost(M) = ∑(s ,d)∈L dist2M(s),M(d) (6.2)
Based on the initial solution, a neighbouring solution M′ (i.e. a new, slightly
adapted solution) is generated. In our implementation, we switched assignments of
two adjacent cores. That means, if two adjacent cores each were assigned a node,
these nodes were switched. If only one core of two adjacent cores is assigned a
node, this node is moved to the other core. Then, the cost of this new solution
is computed and compared to the previous cost. If the cost is less, i.e. the solu-
tion is better, the new solution is accepted. If the cost is higher, i.e. the solution is
worse, the new solution is accepted with a certain probability which is dependent
on the temperature T . By decreasing the temperature over time, the probability
of accepting a worse solution is getting lower, but is never decreased to zero. This
ensures that the algorithm can climb out of local minima. In the algorithm, this is
implemented by using the formula e− cost(M′)−cost(M)T > random(0, 1).
6.6 Code generation
In order to execute an algorithm implemented using the proposed EDSL on the
architecture, the AST of the expression has to be converted into a format that is un-
derstood by the architecture. That means generating a configuration for each core
in the architecture following the programming paradigm presented in Chapter 4
and the assembly format introduced in Section 5.4.4, which is repeated in Listing
6.5.
1type PMemEntry =
2( OpCode -- defines opcode
3, Source -- source of left input
4, Source -- source of right input
5, Store -- store result in regfile
6, OutToken -- produce output token
7, Destinations -- destinations of result token
8, Iterations -- number of iterations in current state
9, SIndex -- next state
10)
Listing 6.5 – Definition of the configuration format
The separate elements of the program memory have been explained in detail in
Section 5.4.4, a brief summary is given below as reminder:
OpCode defines the opcode of the node, Source defines the input source, Store
defines whether the result should be stored in the register file, OutToken defines
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whether a token should be produced at the output, Destinations defines the
destination addresses, Iterations defines the number of iterations in the current
state and SIndex defines the next state. All information except the destination
addresses is determined in the code generation step, the destination addresses are
determined during the mapping of the expression to the architecture.
Asmentioned before, each node in the AST is one of the five different possible cases
given in Listing 6.1:
1. a constant,
2. a delayed expression,
3. an operation,
4. a pointer to the previous result, or
5. an input.
In order to generate code for the hardware architecture, the compiler converts the
AST into a list of configurations that are mapped onto the architecture. Hereby, the
compiler traverses through all nodes in the AST and generates the corresponding
configuration code. Code is only directly generated for nodes that define an opera-
tion. All the other cases are used as inputs by the operation nodes and are handled
there.
For each node in the AST, it is first determined whether the current node is an
operation node, i.e. a node that defines an operation. If that is not the case, the
compiler skips to the next node. If however the current node is an operation node,
a configuration is generated by the compiler.
To generate a configuration for an operation node, all the entries specified in List-
ing 6.5 have to be determined. In Figure 6.13, an illustration is shown how the
compiler determines each entry.
The code generation for an operation node can be split into two cases: 1.The simple
case, where the expression is an operation on two incoming, non-delayed and non-
feedback signals (the right branch in Figure 6.13), and 2. the complex case, where
one or more of the inputs comprise a delay or a feedback loop (the left branch in
Figure 6.13). For the simple case, an FSMwith one state is sufficient, for the complex
case, two stages are required.
In the following section, we will illustrate the code generation step using a number
of examples, two of them will be also explained using Figure 6.13.
6.6.1 Code examples
In this section, we will demonstrate the code generation for a number of small
examples. For each example, we will show the input to the compiler, and both a
graphical representation of the configuration and the actual code generated by the
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Figure 6.13 – Generate the configuration for an operation node
compiler for the architecture. For a better overview, all the generated code examples
are shown in Table 6.1.
First, two examples for the simple case are shown. For the simple case, code gener-
ation is straight forward, since only one state is required and the dataflow actor can
be obtained by defining the operator and the source of the inputs. In Figure 6.14,
three examples are shown.
In Figure 6.14(a), the resulting graph is shown for a multiplication of an external
input with a constant number 2. In Figure 6.14(b), a multiplication of two external
inputs is shown. Finally, Figure 6.14(c) shows the addition of two external inputs.
The generated code is shown in the corresponding rows in Table 6.1.
In Figure 6.15, the generation of the configuration according to the flow chart pre-
sented in the previous section is shown.
Next, we demonstrate the code generation for two complex examples, where the
inputs are either delayed or form a feedback loop. For the complex case, the delay
or the feedback has to be taken into account by providing an initial token for the
first iteration and providing information where the data should be stored in the
register file. Figure 6.16 shows the two complex examples.
Figure 6.16(a) is a graphical representation of the expression
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MUL
C2 EX1
(a) 2 * x
MUL
EX0 EX1
(b) x * y
ADD
EX0 EX1
(c) x + y
Figure 6.14 – Conversion of simple case nodes
Op ADD (DELAYED x) y
i.e. an addition with delayed input. In Figure 6.17, the corresponding dataflow
actor following the scheme presented in Section 6.2 is shown. The generated code
is shown in the corresponding rows in Table 6.1.
In Figure 6.18, the generation of the configuration according to the flow chart pre-
sented in the previous section is shown.
In Figure 6.16(b), the graphical representation of the expression
Op ADD PREV_RES x
is shown. Here, one of the operands is the previous result, thus forming a feedback
loop. Figure 6.19 shows the corresponding dataflow actor. The generated code is
shown in the corresponding rows in Table 6.1.
After the compiler has traversed through the complete AST, the configuration, i.e.
the extended local view, of each core has been generated. The global view, i.e. the
mapping, will be added in the next step and thus complete the configuration.
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Figure 6.15 – Generate the configuration for Figure 6.14(a)
Table 6.1 – Generated Configurations
Graph opCode source1 source2 store iter. sInd. outT.
6.14(a) MUL C (NUM,2) EX 1 False 1 0 High
6.14(b) MUL EX 0 EX 1 False 1 0 High
6.14(c) ADD EX 0 EX 1 False 1 0 High
6.16(a) ADD C (NUM,0) EX 1 False 1 1 High
ADD EX 0 EX 1 False 1 1 High
6.16(b) ADD C (NUM,0) EX 1 True 0 1 1 High
ADD R 0 EX 1 True 0 1 1 High
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(a) (DELAYED x) + y
ADD
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ADD
R0 EX1
R0
i = 1
(b) PREV_RES + y
Figure 6.16 – Conversion of complex nodes
Op ADD
x y
delay
Figure 6.17 – Dataflow actor of (DELAYED x) + y
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Figure 6.18 – Generate the configuration for Figure 6.16(a)
Op ADD
Input ”x”
Figure 6.19 – Dataflow actor of PREV_RES + x
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6.6.2 Adding the routing information to the configuration
As a final step, the mapping information, that has been generated in the previous
step, is added to each core’s configuration. This completes the configuration of the
array.
In Figure 6.20, a core with its connections to neighbouring cores is shown. Each
output port is labelled according to its direction on a virtual compass, as explained
in Section 4.2.3 and Section 5.4.2. The port at the top is labelled N for north, the
port at the lower left side is labelled SW for south west and so on.
N NE
E
SESSW
W
NW
Figure 6.20 – Directions of one core
According to the determinedmapping, the compiler can determine the direction of
each outgoing packet from each core. Consider the example shown in Figure 6.21,
which we already used in Chapter 4.
1 2
3 4
5 6
c00 c10 c20
c01 c11 c21
c02 c12 c22
1 2
3 4
5 6
Figure 6.21 – Example mapping with respective directions
The example graph, consisting of six nodes labelled 1 to 6 is mapped to an array of
three by three cores. The communication between the nodes and thus of the cores is
indicated by the arrows. Node 1 sends out data to nodes 3 and 4, node 3 sends data
to node 5 and so on. The resulting directions that are added to the configuration of
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the respective cores are shown in Table 6.2. In the following chapter, the integration
of the directions into the final configuration will be shown using a more elaborate
example.
node direction(s)
1 S, SE
2 SW, S
3 S
4 SW, S
5 E
Table 6.2 – Directions for the example in Figure 6.21
6.7 The complete compilation flow
Themain steps of the compiler are shown in Figure 6.22 :
In the following, we will briefly explain the separate steps. In the following Chapter,
we will go through the steps in more details following an example.
Step 1: Preparation
The preparation contains two steps.
First, the expression has to be reified as explained in Section 6.4.
Then, the nodes in the AST are sorted by their indices, i.e. their unique identifiers
as introduced in Section 6.4.
Graphical output
Next, a graphical output is generated to give the user feedback on the structure
of the implemented expression. We chose to use the graph description language
dot [4] which is a common format understood by many software tools. For our
purposes, we used the Linux tool dot to generate a PDF file with the expression
tree.
Step 2: Mapping
The next step in the compilation process is the actual mapping of the nodes onto
the architecture.
First, the information required by the simulation annealing algorithm is generated
and written to a csv file. In the csv file, the dependencies, i.e. the communication,
between all the nodes in the expression are defined.
The mapping itself is performed using simulated annealing, as already explained.
For performance reasons, the simulated annealing algorithm is implemented in C.
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preparation
» reify expression
» sort nodes
map
» generate data for
simAn
» send data to simAn
» receive mapping
code generation
» generate ASM code for
each node in the AST
» add routing
information
round up
» bring ASM code in
right format for the
architecture
graphical output
» generate dot code for
AST
» generate and display
PDF
graphical output
» generate tikz of
mapping
» generate and display
PDF
Step 1
Step 2
Step 3
Step 4
Figure 6.22 – Compiler flow
Graphical output
Next, again a graphical output is produced to give the user feedback about the map-
ping result. For this, the mapping information is combined with an abstract view
of the architecture, and by using TikZ [84] a PDF file is generated and displayed.
Step 3: Code generation
The following step in the compilation process is the actual code generation. This
means, for each node in the expression tree, the proper configuration is generated.
Also, the routing information is included in the configuration of the nodes which
was derived in the previous step.
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Step 4: Round up
The final step is to round up the compilation process. At this point, all the code for
the architecture is generated, it only has to be converted into the correct format to
be sent as new configuration to the architecture. Also, the identifier of the output
core(s) is provided which is helpful for the simulation of the expression on the
architecture.
6.8 Design decisions
In this section, we will briefly motivate our design decision that were taken dur-
ing the implementation of the herein presented programming language and the
compiler.
Each operation has two inputs and one output. We chose for that since we only
consider simple arithmetic operations like multiplication, addition and the like.
However, this is not a principle restriction to our language and compiler. If desired,
more complex operations with a different number of operands could be added.
Also, different operations like for example logic operations could be added without
any problem.
The opcode PREV_RES was added to support feedback loops to the same node,
which is a quite common operation in DSP algorithms.
Each node in the application graph is mapped to one core in the architecture. In
principle, this could be extended to amore complexmapping wheremultiple nodes
are mapped to one core, but in the scope of this thesis, we restricted the mapping
to a simple, straightforward implementation.
We chose simulated annealing as a heuristic during the mapping step since it is a
commonly used algorithm for mapping algorithms to CGRAs. As the mapping
step is not the main focus in this research, we chose simulated annealing since it
served our purpose well.
6.9 Conclusions
In this chapter, we introduced our programming language and the correspond-
ing compiler. The programming language follows the programming paradigm
presented in Chapter 4. Both the programming language and the compiler were
implemented using the functional programming language Haskell. The language
was implemented as a recursive datatype, which enables a user to use the Haskell
syntax. Especially the use of higher order functions is advantageous since it enables
a user to describe regular structures in an intuitive way.
We showed the transformation rules that are the underlying principle for the com-
piler to generate configuration code out of an implemented algorithm using the
proposed programming language. Furthermore, the steps of the compiler were
described and illustrated in detail.

Chapter 7
Design Flow and Case Studies
Abstract – In the previous chapter, we presented the programming language
and the design framework for the proposed architecture. In this chapter, we will
present how the design framework is used to implement and simulate a concrete
algorithm. The algorithm we will be using to illustrate our approach is the dot
product, i.e. the multiplication of two vectors, a commonly used algorithm in
the domain of digital signal processing. We will demonstrate all the required
steps to implement the dot product using the presented design framework, and
finally execute the algorithm with a set of stimuli on the architecture. Finally,
we will present the results of a number of case studies.
7.1 Introduction
In this section, we will describe the workflow of our system, i.e. all the required
steps to implement an algorithmonour architecture using the framework presented
in Chapter 6.
We see the workflow as three different parts: The first part is the input required
from the user. The second part represents the automated steps performed by the
compiler, as presented in the previous chapter in Section 6.7. The third part is the
surrounding framework that integrates the inputs of the user and the results of the
compiler to perform the final simulation and verification.
7.2 Showcase algorithm
As an illustrating example, we will use the dot product, i.e. the multiplication of
two vectors, throughout this section. The dot product of two vectors xs and ys of
Major parts of this chapter have been published in [AN:3, 4]
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length N is defined as
xs ⋅ ys = N−1∑
i=0 xs i ys i (7.1)
A graphical representation of the dot product of two vectors xs and ys of length
four is shown in Figure 7.1.
∗
xs0 ys0
∗
+
xs1 ys1
∗
+
xs2 ys2
∗
+
xs3 ys3
out
Figure 7.1 – Structure of the dot product
7.3 Implementation of the algorithm by the user
The first step in the design process is the actual implementation of the desired algo-
rithm, here the dot product, by the user. Since the normal mathematical operations
like addition and multiplication have been defined for our programming language,
see Section 6.2 in Chapter 6, normal Haskell syntax is used for the implementation.
7.3.1 Implementing the algorithm in Haskell
The computation of the dot product can be formulated as two steps:
1. The two vectors have to be multiplied pair-wise, and
2. the results have to be accumulated.
A straightforward implementation of these two steps can be achieved by using
the two higher order functions zipWith and foldl1 as shown in Listing 7.1. The
corresponding structure for two vectors xs and ys of length four is shown in Figure
7.1.
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1vxv xs ys = out
2where
3ms = zipWith (*) xs ys
4out = foldl1 (+) ms
Listing 7.1 – Implementation of the dot product in Haskell
In line 1 of the code, the function name vxv and its arguments xs and ys, which
are the two vectors to be multiplied, are defined, out is the resulting output. In line
3, the vectors are pair-wise multiplied which leads to the row of multiplications
in Figure 7.1. Finally, in line 4, the results of the multiplications are accumulated,
which leads to the row of additions in Figure 7.1.
An alternativemethod of implementing the dot product inHaskell is using recursion.
In Listing 7.2, the implementation is shown.
1vxv_recursion (x:[]) (y:[]) = x*y
2vxv_recursion (x:xs) (y:ys) = x*y + vxv_recursion xs ys
Listing 7.2 – Implementation of the dot product in Haskell using recursion
In the remainder of this chapter, we will use the implementation using higher
order functions (hence vxv). However, all presented steps are also valid for the
implementation using recursion, since the resulting structure is the same.
7.4 Start the compilation process
Next, the user can start the automatic compilation process. For that, a concrete
instance of vxv has to be defined that determines the length of the input vectors.
To do so, first a helper function to generate the correct format for the input vectors
(the constructor Input followed by a string to identify the input) is defined:
makeVxVIn prefix n = map (λn → Input (prefix++show n)) [1..n]
The argument prefix is a string which is attached in front of each number from 1
to n using the ++ function.
The command makeVxVIn "x" 8 yields:
[Input "x1",Input "x2",Input "x3",Input "x4", ... ,Input "x8"]
which resembles the correct format for an input defined in the EDSL (refer Sec-
tion 6.2).
Then, a concrete instance vxv8 of the dot product with input vectors of length eight
is defined using the previously defined function makeVxVIn:
vxv8 = vxv (makeVxVIn "x" 8) (makeVxVIn "y" 8)
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Now, the compilation process can be started. Therefore, we define a main function
which, after the complete compilation is finished, contains the configuration for
the dot product on the architecture. The main function is defined as follows:
compile_vxv8 = compile vxv8
By executing the command compile_vxv8 in GHCi, the compilation is started.
7.4.1 Graphical output of the expression
As explained in Section 6.7, a graphical representation of the implemented expres-
sion is provided to the user in form of a PDF file. This is to give the user feedback
to verify that the structure of the expression is as the user intended. For the dot
product, the displayed expression is shown in Figure 7.2. It can be seen that the
structure directly resembles the code shown in Listing 7.1 and the intended struc-
ture of Figure 7.1. The only difference is, that each operator node now is assigned a
unique identifier, which is due to the reify step (as introduced in Section 6.4.
ADD_2
ADD_1
MUL_29
ADD_3 MUL_26
ADD_4 MUL_23
ADD_5 MUL_20
ADD_6 MUL_17
ADD_7 MUL_14
MUL_8 MUL_11
x1 y1 x2 y2
x3 y3
x4 y4
x5 y5
x6 y6
x7 y7
x8 y8
Figure 7.2 – Graphical representation of the compiled dot product
7.4.2 Mapping
The next step in the compilation process is the mapping of the nodes to the archi-
tecture. As explained in Section 6.7, simulated annealing is used. The resulting
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mapping for the dot product maps one operator node on one core each.
In the scope of this thesis, themapping step always produces a one-to-onemapping,
i.e. one node of the AST is mapped to one core in the architecture. In theory,
multiple nodes could be mapped to one core, this is however not supported by the
compiler yet. When mapping multiple nodes to one core, throughput would be
lowered, but less cores would be used.
7.4.3 Graphical output of the mapping
After the mapping is completed, a graphical output is generated to give the user vi-
sual feedback, which is shown in Figure 7.3. The figure shows the resultingmapping
for the dot product on the architecture.
ADD 1
ADD 2ADD 3
ADD 4ADD 5
ADD 6
ADD 7MUL 8 MUL 11
MUL 14MUL 17
MUL 20 MUL 23
MUL 26
MUL 29
Figure 7.3 – Autogenerated graphical representation of the mapping of the dot product
7.4.4 Code generation
Next, the code is generated for all the operator nodes in vxv. In the AST of the dot
product (refer Figure 7.2), the compiler encounters two different operator nodes: a
multiplication of two external inputs, for example nodeMUL_11, and an addition of
two external inputs, for example ADD_7. Note that by “external” we mean external
to the core. This canmean either inputs to the expression tree (for themultiplication
nodes) or inputs from another core (for the addition nodes).
The configuration generated for the multiplication nodes is shown in Figure 7.4.
The actual code generated for the architecture to execute the multiplication nodes
is as follows:
[(MUL,EX 0,EX 1,False,1,0,High)]
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MUL
EX0 EX1
Figure 7.4 – Configuration for the multiplication nodes
The configuration for the addition nodes is shown in Figure 7.5.
ADD
EX0 EX1
Figure 7.5 – Configuration for the addition nodes
The code generated for the architecture to execute the addition nodes is:
[(ADD,EX 0,EX 1,False,1,0,High)]
Since the mapping has already been performed in the previous step, also the desti-
nation addresses for the resulting tokens can be included in the code. Referring to
the mapping shown in Figure 7.3, the nodeMUL_11 sends its data to the west and
to input port 1 (since it is the right input of the destination node ADD_7 as seen in
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Figure 7.2), the node ADD_7 sends it to the north west and to input port 0 (since it
is the left input of the destination node ADD_6 as seen in Figure 7.2).
The final code forMUL_11 is:
[(MUL,EX 0,EX 1,False,1,0,High,<True,W,1>)]
The final code for ADD_7 is:
[(ADD,EX 0,EX 1,False,1,0,High,<True,NW,0>)]
For the other nodes, the configuration is done in a similar way, depending on where
the data is sent to. The generated code for all nodes is shown in Table 7.1.
node core code
MUL_20 C00 [(MUL,EX 0,EX 1,False,1,0,High,<True,SE,1>)]
MUL_23 C10 [(MUL,EX 0,EX 1,False,1,0,High,<True,E,1>)]
ADD_3 C20 [(ADD,EX 0,EX 1,False,1,0,High,<True,E,0>)]
ADD_2 C30 [(ADD,EX 0,EX 1,False,1,0,High,<True,S,0>)]
ADD_5 C01 [(ADD,EX 0,EX 1,False,1,0,High,<True,E,0>)]
ADD_4 C11 [(ADD,EX 0,EX 1,False,1,0,High,<True,NE,0>)]
MUL_26 C21 [(MUL,EX 0,EX 1,False,1,0,High,<True,NE,1>)]
ADD_1 C31 [(ADD,EX 0,EX 1,False,1,0,High,<False,N,3>)]
MUL_17 C02 [(MUL,EX 0,EX 1,False,1,0,High,<True,N,1>)]
ADD_6 C12 [(ADD,EX 0,EX 1,False,1,0,High,<True,NW,0>)]
MUL_14 C22 [(MUL,EX 0,EX 1,False,1,0,High,<True,W,1>)]
MUL_29 C32 [(MUL,EX 0,EX 1,False,1,0,High,<True,N,1>)]
MUL_8 C13 [(MUL,EX 0,EX 1,False,1,0,High,<True,E,1>)]
ADD_7 C23 [(ADD,EX 0,EX 1,False,1,0,High,<True,NW,0>)]
MUL_11 C33 [(MUL,EX 0,EX 1,False,1,0,High,<True,W,1>)]
Table 7.1 – Generated code for all nodes in the dot product
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7.5 Verification
Thefinal step in the design process is the testing and verification of the implemented
algorithm. For that, the following steps are automatically performed:
1. The configuration is converted to a format which can be sent to the archi-
tecture
2. Stimuli are generated based on a test set specified by the user
3. The algorithm is executed on the architecture using the specified stimuli
For the simulation of the dot product, we send a number of test vectors to the
architecture. The input vectors xs and ys and the result of the dot product x ⋅ y are
shown in Table 7.2.
x y x ⋅ y[1, 1, . . . , 1] [1, 1, . . . , 1] 8[2, 2, . . . , 2] [2, 2, . . . , 2] 32[3, 3, . . . , 3] [3, 3, . . . , 3] 72[4, 4, . . . , 4] [4, 4, . . . , 4] 128[5, 5, . . . , 5] [5, 5, . . . , 5] 200[6, 6, . . . , 6] [6, 6, . . . , 6] 288[7, 7, . . . , 7] [7, 7, . . . , 7] 392[8, 8, . . . , 8] [8, 8, . . . , 8] 512[9, 9, . . . , 9] [9, 9, . . . , 9] 648[10, 10, . . . , 10] [10, 10, . . . , 10] 800
Table 7.2 – Stimuli for the dot product
These vectors were sent to the architecture with a delay of 10 clock cycles between
the samples to have enough time between the samples to calculate the result. The
output of the simulation is shown in Figure 7.6. The output of the simulation shows
that the computed numbers are correct, a dot in the simulation means that no
output is produced in the respective clock cycle.
7.6 Case studies
The previously presented usecase of the dot product was targeted towards a CGRA
with 4x4 cores. Since our array is scalable, we implemented a number of test cases
on a 4x4 array and on an 8x8 array to evaluate the usability of our programming
language and the compiler.
On the 4x4 array, we implemented an 8-tap FIR filter, the 8x8 dot product which
we used in this chapter as main example, and a 4 point FFT kernel.
On the 8x8 array, we implemented a 32-tap FIR filter, a 32x32 dot product, an 8
point FFT kernel, an 8 point DCT kernel, and 8 point autoregression filter kernel,
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Figure 7.6 – Output of the simulation results
and an 8 point elliptic wave filter kernel. The latter two algorithms were obtained
from the ExpressDFG benchmark set [2] from the ExPRESS research group of UC
Santa Barbara.
Information on the mapping results are shown in Table 7.3. For each of the imple-
mented algorithms, the number of used nodes (and hence required cores in the ar-
chitecture) and connections are shown. All presented algorithms were successfully
mapped in such a way that communicating nodes were allocated to neighbouring
cores, i.e. communication via point-to-point links is sufficient for every test case.
Simulating the algorithms with test stimuli showed correct behaviour.
Based on the presented results we can conclude that our presented system is us-
able to implement the class of algorithms the system was targeted at: small DSP
kernels with a large degree of fine-grained parallelism and simple operations. The
implemented algorithms were all implemented using the presented programming
language without problem and could be mapped and executed on the architecture
without manual input from the designer.
In Appendix E, the concrete implementations for the case studies can be found.
Table 7.3 – Test cases for the different array sizes
array size Algorithm nodes connections
4x4
FIR8 15 14
8x8 Dot Product 15 14
FFT4 16 16
8x8
FIR32 63 62
32x32 Dot Product 63 62
FFT8 60 80
DCT8 40 50
ARF8 28 30
EWF 34 47
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7.7 Discussion
In this section, we will provide a brief discussion of our approach. We will mention
the strong points, but also the weak points.
In our opinion, the choice of Haskell as a base language of our embedded program-
ming language is very beneficial. Since Haskell by itself can express structure, i.e.
data dependencies, DSP algorithms can be implemented with their structure in
mind. Since many DSP algorithms are available as a graph, implementation is a
straightforward task. Another advantage of using Haskell is that we could imple-
ment our programming language as an recursive datatype, hence each implemented
algorithm by itself is already the abstract syntax tree of that algorithm. Therefore,
no extra dependency analysis by the compiler is required.
In the current implementation of the compiler, one node in the algorithm graph is
mapped to one core in the architecture. This leads to a high throughput, but in the
case that there are more nodes in the graph than cores in the array, the algorithm
cannot be mapped automatically. In that case, manual input of the user is required.
However, since our architecture in principle supports multiple nodes per core, the
compiler could in principle be extended to map more multiple nodes per core.
7.8 Conclusions
In this chapter, we gave a demonstration how the proposed design framework is
used. The use case algorithm was the dot product, which is common in digital
signal processing. The complete design framework can be seen in three parts: The
first is the input of the user, i.e. the implementation of the actual algorithm. The
second part contains the automated steps performed by the compiler, i.e. the code
generation and mapping of the algorithm to the architecture. Finally, the third
step is the simulation of the algorithm on the architecture using a set of stimuli,
provided by the user. We explained the three steps in detail and also showed the
result of a successful simulation of the dot product on the architecture. Apart from
the detailed use case we also presented the results of a number of standard DSP
kernels that were successfully implemented and mapped to our CGRA using the
presented programming language and compiler.
Chapter 8
Conclusions
Dataflow is a powerful paradigm for expressing data-driven streaming algorithms.
In this thesis, we showed how the principles of dataflow can be used as a base for a
programming paradigm, but also as an execution mechanism for hardware.
We designed a complete system containing a hardware architecture, a programming
language and a compiler that is targeted at data-driven streaming DSP algorithms
that contain a large degree of fine-grained parallelism.
In Chapter 1, four key requirements for the complete system were presented:
1. Highly programmable
2. Support for data-driven streaming applications
3. Efficient multicore architecture
4. Realised using one design environment
In the following, we will present the key contributions of this thesis. Afterwards,
we will relate them to the presented key requirements.
8.1 Key contributions
The three key contributions of this work are:
1. The design and development of a CGRA
2. The use of dataflow principles as conceptual basis for the complete system,
i.e. for the software as well as for the hardware
3. A completely integrated framework, consisting of an architecture, a pro-
gramming language and a compiler designed in a single functional pro-
gramming environment
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8.1.1 The design and development of a CGRA
ThepresentedCGRA is targeted at data-driven streaming algorithms that have a reg-
ular, fine-grained structure, which can be found in filtering, matrix manipulations
algorithms, and the like. The architecture consists of an array of reconfigurable
cores. Each core adheres to the dataflow principles. It fires when sufficient in-
put tokens are available, executes the required operation and produces the output
token(s). The architecture was implemented using CλaSH, a hardware design lan-
guage and compiler based on Haskell. CλaSH is a research tool developed in the
Computer Architecture for Embedded Systems (CAES) chair at the University of
Twente. The work performed in the course of this thesis is the first big hardware
design project using CλaSH as a main design language.
8.1.2 The use of dataflow principles as conceptual basis
The execution mechanism of the cores in the architecture is data-driven, i.e. the
cores adopt the concept of the firing rule known from dataflow. The programming
principle which is the underlying basis for the programming language for the cores
is a combination of finite statemachines (FSM) anddataflow for enhanced flexibility.
By using a programming paradigm based on dataflow, we show that fine-grained
parallelism can be expressed in a straightforward and intuitive way. This is usually
not the case for the programming environment for existing CGRAs.
8.1.3 A complete integrated framework in a single environment
Thearchitecture was designed usingCλaSH, a hardware description language based
on Haskell. The programming language for the architecture was implemented as
an embedded language in Haskell. The compiler also was implemented in Haskell.
At no point the Haskell environment is left and the same datatype definitions are
used for all the different parts in the framework. The same tooling (in our case the
Haskell interpreter GHCi) is used to not only simulate the architecture and the pro-
gramming language, but also for the implemented algorithms on the architecture.
The real hardware can be generated automatically from the CλaSH specification by
the CλaSH compiler. Everything is expressed in Haskell, hereby avoiding the bur-
den of combining various different environments. We consider this an important
achievement of our work.
8.2 Relation to key requirements
Key requirement 1: Programmability
Programming parallel architectures is a challenging task andmuch research is being
conducted to find an efficient, yet easy to use programming paradigm. Related
work on CGRAs suggests that the main focus on programming CGRAs is on the
automatic parallelisation of C. Automatic parallelisation of sequential languages is
known to be a serious challenge.
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We chose a different approach. Instead of starting from C (or in fact any other
imperative programming paradigm), we chose to use a functional programming
approach to face the challenge of finding a good programming paradigm to pro-
gram the herein presented CGRA.
We implemented our programming language as an Embedded Domain Specific
Language (EDSL) in Haskell using a recursive datatype. This language is used to
implement algorithms by constructing a graph representing the structure (i.e. de-
pendencies between operations) of the algorithm. The grammar of the language
is kept simple and straightforward. Implementing the grammar as a recursive
datatype within Haskell has two major advantages: Firstly, Haskell’s own syntax in-
cluding higher order functions and recursion can be used to implement algorithms.
Especially higher order functions enable a user to implement algorithms in a struc-
tural, straightforward way. Secondly, each algorithm that is implemented using
the recursive datatype, is already the abstract syntax tree (AST) of the respective
algorithm. Hence, no additional analysis by the compiler is required.
Key requirement 2: Support for streaming applications
In streaming applications, data arrives as a stream of tokens at the input of the
system. As a result, the system has to cope with a continuous stream of data. Fur-
thermore, it can occur that a token in the streammight be delayed, in that case, the
system should wait until it arrives and not simply execute its operation without the
actual input data being present.
In our architecture as well as in the programming paradigm, we used the firing rule
concept of dataflow to support streaming applications. In dataflow, an operation is
triggered by the availability of its required input tokens. The cores in our CGRA are
data-driven, i.e. their execution is triggered as soon as the required input tokens
have arrived. The programming language resembles a dataflow structure, i.e. a user
specifies a certain algorithm as a dataflow graph using the dataflow constructors
available in the programming language.
Key requirement 3: Efficient multicore architecture
In order to efficiently execute streaming applications that contain a large degree
of instruction-level parallelism, a suitable hardware architecture is required. We
developed a coarse-grained reconfigurable array (CGRA), since this is a promising
class of architectures for that application domain.
The CGRA consists of an array of interconnected, small, configurable cores. Each
core contains an ALU for binary mathematical operations, a local storage for in-
termediate results, a programming memory containing the configuration of the
respective core and a control unit. The array can achieve a high throughput, since
each core is based on dataflow principles and takes only one clock cycle to perform
an operation. Moreover, it is energy efficient because the cores only process local
data; there is no global memory in our approach.
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Key requirement 4: Realised using one design environment
The design of a complex system consisting of several components, e.g. a hardware
architecture, a programming language and compiler and a simulation framework,
usually requires the use of several design languages and environments. In this thesis,
we used one design environment for all parts of the system.
We succeeded in designing the complete system using Haskell. The architecture
was implemented using CλaSH, the programming language was implemented as
Embedded Domain Specific Language in Haskell, and the resulting system can be
simulated using standard Haskell tooling. The advantage of using one language for
the complete system is that a sound, complete system is generated.
8.3 Recommendations for future work
In this thesis we started to combine the world of computer architecture and func-
tional programming. The initial results are very encouraging, but still a lot of open
questions remain.
Possible improvements to key requirement 1: Highly programmable
The compiler currently maps one node to one core in the array. This ensures maxi-
mum throughput, but becomes a problem when the application graph contains
more nodes than are available in the array. Hence, the compiler needs to be ex-
tended to map and schedule multiple nodes per core, which is already supported
by our architecture.
Possible improvements to key requirement 3: Efficient multicore architecture
The current hardware implementation, i.e. the synthesised VHDL code, is a direct
compilation of the CλaSH generated VHDL netlist to an FPGA. The synthesis re-
sults can be improved significantly when the synthesis results are carefully analysed
and specific parts of the design are optimised.
The ALU in the cores currently only support operations with two inputs that take
one clock cycle. In order to execute complex DSP applications more efficient, the
ALU could be extended to more complex operations, e.g. multiply-add or even
complete DSP kernels like FIR filters.
The cores in the CGRA are currently interconnected using point to point links to
the direct neighbours. While it was sufficient for the presented case studies, it might
be required to have a full Network-On-Chip (NoC) available.
Possible improvements to key requirement 4: A single design environment
By using Haskell as design environment for the complete system, the final system
can easily be simulated using the interactive Haskell compiler. However, it would
be desirable to have graphical feedback for the user to visualise the behaviour of
applications, compiler and architecture.
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8.4 Main conclusions
Based on the findings presented in this thesis, we conclude that:
1. The combination of a functional language and dataflow principles makes a
powerful programming paradigm
2. The principles of dataflow, in particular the firing rule concept, are a power-
ful basis when designing an architecture and programming language tar-
geted at data-driven streaming applications
3. A CGRA based on dataflow principles is well-suited for the efficient execu-
tion of data-driven streaming applications
4. Haskell is a convenient design environment for a complete system

Appendix A
VHDL for the Adder
1-- Automatically generated VHDL
2library IEEE;
3use IEEE.std_logic_1164.all;
4use IEEE.numeric_std.all;
5use std.textio.all;
6
7package types is
8
9subtype tfvec_index is integer range -1 to integer’high;
10
11subtype signed_16 is signed (15 downto 0);
12
13type Tuple2_0 is
14record AA : signed_16;
15AB : signed_16;
16end record;
17
18function show (s : std_logic;
19paren : boolean)
20return string;
21
22function show (b : boolean;
23paren : boolean)
24return string;
25
26function show (sint : signed;
27paren : boolean)
28return string;
29
30function show (uint : unsigned;
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31paren : boolean)
32return string;
33
34function show (tup : Tuple2_0;
35paren : boolean)
36return string;
37
38end package types;
39
40package body types is
41
42function show (s : std_logic;
43paren : boolean)
44return string is
45begin
46if s = ’1’ then
47return "High";
48else
49return "Low";
50end if;
51end;
52
53function show (b : boolean;
54paren : boolean)
55return string is
56begin
57if b then
58return "True";
59else
60return "False";
61end if;
62end;
63
64function show (sint : signed;
65paren : boolean)
66return string is
67begin
68return integer’image(to_integer(sint));
69end;
70
71function show (uint : unsigned;
72paren : boolean)
73return string is
74begin
75return integer’image(to_integer(uint));
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76end;
77
78function show (tup : Tuple2_0;
79paren : boolean)
80return string is
81begin
82return ’(’ & (show(tup.AA, false) & ’,’ & show(tup.AB, false
)) & ’)’;
83end;
84
85end package body types;
Listing A.1 – Generated VHDL code for the adder, type definitions
1-- Automatically generated VHDL
2use work.types.all;
3use work.all;
4library IEEE;
5use IEEE.std_logic_1164.all;
6use IEEE.numeric_std.all;
7use std.textio.all;
8
9entity fixedMuxAComponent_0 is
10port (param2046912649 : in MuxInput_1;
11res2046912655 : out Tuple2_2;
12clock1 : in std_logic;
13resetn : in std_logic);
14end entity fixedMuxAComponent_0;
15
16architecture structural of fixedMuxAComponent_0 is
17begin
18comp_ins_res2046912655 : entity fixedMuxComponent_1
19port map (i2046912723 ⇒ param20469
12649,
20res2046912774 ⇒ res20469
12655,
21clock1 ⇒ clock1,
22resetn ⇒ resetn);
23end architecture structural;
Listing A.2 – Generated VHDL code for the adder, top level entity

Appendix B
Fixed Point Adder and Multiplier
1add_fp ( opta , a ) ( optb , b ) = ( t , res )
2where
3res = op1 + op2
4(t,op1,op2)
5| opta == NUM && optb == NUM = ( NUM , a , b )
6| opta == FP && optb == FP = ( FP , a , b )
7| opta == FP && optb == NUM = ( FP , a , b’ )
8| otherwise = ( FP , a’ , b )
9a’ = (a<<<<dotPos)
10b’ = (b<<<<dotPos)
Listing B.1 – Implementation of the fixed point adder
1mul_fp ( opta , a ) ( optb , b ) = ( t , res )
2where
3res
4| t == NUM = mul_res
5| otherwise = mul_res >>>> dotPos
6mul_res = op1 * op2
7(t,op1,op2)
8| opta == NUM && optb == NUM = ( NUM , a , b )
9| opta == FP && optb == FP = ( FP , a , b )
10| opta == FP && optb == NUM = ( FP , a , b’ )
11| otherwise = ( FP , a’ , b )
12a’ = (a<<<<dotPos)
13b’ = (b<<<<dotPos)
Listing B.2 – Implementation of the fixed point multiplier
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Appendix C
Datatypes
name purpose
OpCode opcode for the current operation
Source source of the input
IBWindex Width of the input buffer
RIndex Number of outputs of the register file
Store defines whether the result, the left input or the right input
should be stored in the register file
RInL Number of inputs to the register file
Iterations Number of iterations in the current state
SNext Next state in the configuration FSM
PMemL Number of entries in the PMem
OutToken Defines whether an output token is produced
Destination Defines the destination of a result
Destinations A vector of destinations
DestinationsW Maximum number of destinations
Direction Direction towards the destination core
Table C.1 – Definition of the PMem Datatypes
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Appendix D
Reify Definitions
1data ExprGraph = ExprGraph [(Unique,ExprNode Unique)] Unique
2data ExprNode s = ExprConst Number
3| ExprInput String
4| ExprOp OpCode s s
5| ExprDelayed s
6| ExprPREV_RES
Listing D.1 – Type definitions for Reify
1instance MuRef Expr where
2type DeRef Expr = ExprNode
3mapDeRef f (Const x) = pure $ ExprConst x
4mapDeRef f (Input x) = pure $ ExprInput x
5mapDeRef f (Op opc a b) = ExprOp opc <$> f a <*> f b
6mapDeRef f (DELAYED a) = ExprDelayed <$> f a
7mapDeRef f PREV_RES = pure ExprPREV_RES
Listing D.2 – Transformation rules for Reify
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Appendix E
Implementations of the Case Studies
1fir x c = out
2where
3ms = map (*x) c
4out = foldl (λa b → delay (a+b)) (delay $ head ms) (tail ms)
5
6fir8 = fir (Input "x") (firConcreteConstants 8)
7fir32 = fir (Input "x") (firConcreteConstants 32)
Listing E.1 – FIR filter
1fft4 x = y
2where
3
4x1r = x!!0
5x1i = x!!1
6x2r = x!!2
7x2i = x!!3
8x3r = x!!4
9x3i = x!!5
10x4r = x!!6
11x4i = x!!7
12
13a1r = x1r + x3r
14a1i = x1i + x3i
15a2r = x1r - x3r
16a2i = x1i - x3i
17a3r = x4r + x2r
18a3i = x4i + x2i
19a4r = x4i - x2i
20a4i = x2r - x4r
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21
22y1r = a1r + a3r
23y1i = a1i + a3i
24y2r = a2r - a4r
25y2i = a2i - a4i
26y3r = a1r - a3r
27y3i = a1i - a3i
28y4r = a2r + a4r
29y4i = a2i + a4i
30
31y = [y1r,y1i,y2r,y2i,y3r,y3i,y4r,y4i]
32
33fft4Concrete = ListOutput $ fft4 $ fftInputs 8
Listing E.2 – FIR filter
1fft8 x_in = y
2where
3
4x = listToTuples x_in
5
6w = [(0.707,-0.707),(-0.707,-0.707)]
7
8t1 = concat [ radix2_fft8_w0 (x!!0) (x!!4)
9, radix2_fft8_w0 (x!!2) (x!!6)
10, radix2_fft8_w0 (x!!1) (x!!5)
11, radix2_fft8_w0 (x!!3) (x!!7)
12]
13
14t2 = concat [ radix2_fft8_w0 (t1!!0) (t1!!2)
15, radix2_fft8_w2 (t1!!1) (t1!!3)
16, radix2_fft8_w0 (t1!!4) (t1!!6)
17, radix2_fft8_w2 (t1!!5) (t1!!7)
18]
19
20t3 = concat [ radix2_fft8_w0 (t2!!0) (t2!!4)
21, radix2 (t2!!2) (t2!!6) (w!!0)
22, radix2_fft8_w2 (t2!!1) (t2!!5)
23, radix2 (t2!!3) (t2!!7) (w!!1)
24]
25
26y = [(t3!!0),(t3!!2),(t3!!4),(t3!!6),(t3!!1),(t3!!3),(t3!!5),(t3
!!7)]
27
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28radix2_fft8_w0 a b = [cadd a b,csub a b]
29
30radix2_fft8_w2 a b = [a’,b’]
31where
32(ar,ai) = a
33(br,bi) = b
34a’ = (ar+bi,ai-br)
35b’ = (ar-bi,ai+br)
36
37radix2 a b w = [a’,b’]
38where
39bw = cmul b w
40a’ = cadd a bw
41b’ = csub a bw
42
43cadd (ar,ai) (br,bi) = (ar+br,ai+bi)
44csub (ar,ai) (br,bi) = (ar-br,ai-bi)
45cmul (ar,ai) (br,bi) = (ar*br-ai*bi,ai*br+ar*bi)
46
47listToTuples (x0:x1:xs) = ((x0,x1):listToTuples xs)
48listToTuples [] = []
49
50fft8Concrete = ListOutput $ fft8 [ (Const (NUM,x)) | x ← [1..16] ]
Listing E.3 – FFT kernel, 8 point
1dct_golden_fixed x = y
2where
3s1 = concat [ dct_radix (x!!0) (x!!7)
4, dct_radix (x!!1) (x!!6)
5, dct_radix (x!!2) (x!!5)
6, dct_radix (x!!3) (x!!4)
7]
8
9s1’ = [(s1!!0),(s1!!2),(s1!!4),(s1!!6),(s1!!7),(s1!!5),(s1!!3),(
s1!!1)]
10
11s2 = concat [ dct_radix (s1’!!0) (s1’!!3)
12, dct_radix (s1’!!1) (s1’!!2)
13, dct_radix_c3 (s1’!!4) (s1’!!7)
14, dct_radix_c1 (s1’!!5) (s1’!!6)
15]
16
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17s2’ = [(s2!!0),(s2!!2),(s2!!3),(s2!!1),(s2!!4),(s2!!6),(s2!!7),(
s2!!5)]
18
19s3 = concat [ dct_radix (s2’!!0) (s2’!!1)
20, dct_radix_sqrt2c1 (s2’!!2) (s2’!!3)
21, dct_radix (s2’!!4) (s2’!!6)
22, dct_radix (s2’!!7) (s2’!!5)
23]
24
25s3’ = [(s3!!0),(s3!!1),(s3!!2),(s3!!3),(s3!!4),(s3!!7),(s3!!5),(
s3!!6)]
26
27s4 = concat [ dct_radix (s3’!!7) (s3’!!4)
28, dct_sqrt_line (s3’!!5)
29, dct_sqrt_line (s3’!!6)
30]
31
32s4’ = take 4 s3’ ++ [(s4!!1),(s4!!2),(s4!!3),(s4!!0)]
33
34y = [(s4’!!0),(s4’!!7),(s4’!!2),(s4’!!5),(s4’!!1),(s4’!!6),(s4
’!!3),(s4’!!4)]
35
36dct_radix i0 i1 = [o0,o1]
37where
38o0 = i0+i1
39o1 = i0-i1
40
41dct_radix_c3 i0 i1 = [o0,o1]
42where
43a = 0.8315
44b = 0.5556
45
46o0 = i0*a + i1*b
47o1 = i1*a - i0*b
48
49dct_radix_c1 i0 i1 = [o0,o1]
50where
51a = 0.9808
52b = 0.1951
53
54o0 = i0*a + i1*b
55o1 = -i0*b + i1*a
56
57dct_radix_sqrt2c1 i0 i1 = [o0,o1]
58where
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59a = 1.387
60b = 0.2759
61
62o0 = i0*a + i1*b
63o1 = -i0*b + i1*a
64
65dct_sqrt_line i = [1.4142*i]
66
67
68dctConcrete = ListOutput $ dct [ (Input ("x"++ show x)) | x ← [1..8
]]
Listing E.4 – FIR filter
1arf i = out
2where
3-- actual graph
4f3_1 = k3 [i!!0,i!!1]
5f1 = k1 [i!!2,i!!3]
6f2 = k1 [i!!4,i!!5]
7f3_2 = k3 [i!!6,i!!7]
8f4 = k4 [f2,f1,f2,f1]
9f5 = k5 [f3_1,f4!!1,f4!!0]
10f6 = k5 [f3_2,f4!!0,f4!!1]
11out = ListOutput [f5,f6]
12-- out = f5
13
14-- kernels
15k1 k1_in = cadd (add (cmul (k1_in!!0)) (cmul (k1_in!!1) ))
16k3 k3_in = add (cmul (k3_in!!0)) (cmul (k3_in!!1))
17k4 k4_in = [k3 [(k4_in!!0),(k4_in!!1)],k3 [(k4_in!!2),(k4_in!!3)
]]
18k5 k5_in = add (k5_in!!0) ( add (cmul (k5_in!!1)) (cmul (k5_in!!
2)) )
19
20-- helper
21cmul a = a * 2
22cadd a = a + 1
23
24arfConcrete = arf (makeARFInputs "x" 8)
25makeARFInputs prefix n = map (λn → Input (prefix++show n)) [0..(n-1)]
Listing E.5 – 8 point Autoregression filter kernel
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1ewf i = out
2where
3out = ListOutput [a13,a30,a33,a34,a29]
4a1 = cadd (i!!0)
5a2 = cadd a1
6a3 = cadd (i!!1)
7a4 = cadd a2
8a5 = add a4 a3
9m6 = cmul a5
10m7 = cmul a5
11a8 = add a2 m6
12a9 = add m7 a3
13a10 = add a8 a5
14a11 = add a2 a8
15a12 = add a9 a3
16a13 = add a10 a9
17m14 = cmul a11
18m15 = cmul a12
19a16 = add a1 m14
20a17 = cadd m15
21a18 = add a1 a16
22a19 = add a16 a8
23a20 = add a9 a17
24a21 = cadd a17
25m22 = cmul a18
26a23 = cadd a19
27a24 = cadd a20
28m25 = cmul a21
29a26 = cadd m22
30m27 = cmul a23
31m28 = cmul a24
32a29 = add m25 a17
33a30 = add a26 a16
34a31 = cadd m27
35a32 = cadd m28
36a33 = add a23 a31
37a34 = add a32 a24
38cmul a = a * 2
39cadd a = a + 1
40ewfConcrete = ewf (makeARFInputs "x" 2)
Listing E.6 – Elliptic wave filter kernel
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